Multifunction subthreshold gate used for a low power full adder

Proceedings - Norchip

Volumn , Issue , 2004, Pages 44-47

  Aunet, Snorre ^a   Oelmann, Bengt ^b   Lande, Tor Sverre ^a   Berg, Yngvar ^a  

^a UNIVERSITY OF OSLO   (Norway)

^b MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL CIRCUITS; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; ENERGY UTILIZATION; GATES (TRANSISTOR); MOSFET DEVICES; NEURAL NETWORKS; POWER ELECTRONICS;

DRAIN-SOURCE CURRENT; GATE POTENTIALS; POWER CONSUMPTION; POWER SUPPLY;

ADDERS;

EID: 21244447427     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. P. P. Gelsinger; Microprosessors for the new millennium; Challenges, Opportunities, and New Frontiers, Digest of technical Papers, IEEE Symposium on Circuits and Systems pp22-25, 2001.
2. J. Rabaey, M. Pedram, P. Landman, in; Low Power Design Methodologies Kluwer Academic Publishers, Boston, 1995.
3. S. Aunet; Kretselement Norwegian patent application number 20035537, filed December 11,2003.
4. S. Aunet, B. Oelmann, S. Abdalla, Y. Berg; Reconfigurable Subthreshold CMOS Perceptron Proceedings of the IEEE Int 'l. Joint Conference on Neural Networks, Budapest, Hungary, July 2004.
5. H. Soeleman, K. Roy, Bipul C. Paul; Robust Subthreshold Logic for Ultra-Low Power Operation IEEE Trans. on VLSI, V 9, pp 90-99, Feb. 2001.
6. T. Kobayashi, T. Sakurai; Self Adjusting Threshold-Voltage Scheme (SATS) for Low-Voltage High Speed Operation Proceedings of the 42nd Midwest Symposium on Circuits and Systems, Vol. 1, pp 6-9, Las Cruces, NM, USA, August 1999.
7. A. Bryant, J. Brown, P. Cottrell, M. Ketchen, J. Ellis-Monaghan, E. J. Nowak; Low Power CMOS at Vdd= 4kT/q, Device Research Conference Notre Dame, USA, June 2001.
8. V. Beiu, J. M. Quintana, and M. J. Avedillo; VLSI Implementations of Threshold Logic - a Comprehensive Survey, IEEE Trans. on Neural Networks,V 14, pp. 1217-1243, Sept. 2003.
9. A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasovic, R. E. Jenkins, K. Strohben; Current-Mode Subthreshold MOS Circuits for Analog VLSI Neural Systems IEEE Trans. on Neural Networks, Vol. 2, pp. 205-213, March, 1991.
10. C. C. Enz, E. A. Vittoz; CMOS low-power analog circuit design, Designing Low Power Digital Systems, Emerging Technologies Atlanta, GA USA, May 1996.
11. S. Aunet, B. Oelmann, O. Lein, Y. Berg; 200 mV Full Adder Based on a Reconfigurable CMOS Perceptron accepted for International Conference on Signals and Electronic Systems Poznan, Poland, 13-15 September 2004.
12. A. M. Shams, T. K. Darwish, M. A. Bayoumi; Performance Analysis of Low Power 1 bit CMOS Full Adder Cells IEEE Trans. on Very Large Scale Integration,V 10, pp. 20/29, Feb. 2002.
13. S. Aunet, Y. Berg, T. Sæther; Real-time Reconfigurable Linear Threshold Elements Implemented in Floating-Gate CMOS, IEEE Trans. on Neural Networks,V 14, pp. 1244-1256, Sept. 2003.
14. G. Norman, D. Parker, M. Kwiatkowska, S. K. Shukla; Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology with Probabilistic Model Checking Proceedings of the 17th International Conference on VLSI Design Mumbai, India, 5-9 January 2004.