Real-Time Reconfigurable Linear Threshold Elements Implemented in Floating-Gate CMOS

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1244-1256

  Aunet, Snorre ^a   Berg, Yngvar ^b   Sæther, Trond ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

^b UNIVERSITY OF OSLO   (Norway)

Author keywords

CMOS; FGUVMOS; Linear threshold element; Low power; Neural network hardware; Reconfigurable; Ultra low voltage

Indexed keywords

ELECTRIC POTENTIAL; GATES (TRANSISTOR); MICROPROCESSOR CHIPS; MOSFET DEVICES; NEURAL NETWORKS; REAL TIME SYSTEMS;

DIGITAL FUNCTIONS; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS;

EID: 0242443318     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816351     Document Type: Article

References (29)

1. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, pp. 1629-1636, Oct. 1990.
2. V. Bohossian, "Neural Logic: Theory and Implementation," Ph.D. dissertation, California Inst. Technol., July 1998.
3. T. Shibata, "Intelligent VLSI systems based on a psychological brain model," in Proc. 2000 IEEE Int. Symp. Intell. Signal Processing and Systems, Nov. 5-8, 2000, pp. 323-332.
4. C. Diorio, D. Hsu, and M. Figueroa, "Adaptive CMOS: From biological inspiration to systems-on-a-chip," Proc. IEEE, vol. 90, pp. 345-357, Mar. 2002.
5. V. Beiu, S. Draghici, and H. E. Makaruk, "On limited fan-in optimal neural networks," in Proc. IVth Brazilian Symp. Neural Networks, Dec. 3-5, 1997, pp. 19-30.
6. K. Y. Siu and J. Bruck, "Neural computation of arithmetic functions," Proc. IEEE, pp. 1669-1675, Oct. 1990.
7. T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gatelevel weighted sum and threshold operations," in Tech. Dig. Int. Electron Devices Meeting, 1991, pp. 919-922.
8. T. S. Lande, D. T. Wisland. T. Sæther, and Y. Berg, "FLOGIC - Floating-gate logic for low-power operation," Proc. 3rd IEEE Int. Conf. Electronics, Circuits, Systems, pp. 1041-1044, 1996.
9. Y. Berg and T. S. Lande, "Area effecient circuit tuning with floating-gate techniques," Proc. IEEE Int. Symp. Circuits Systems, vol. 2, pp. 396-399, 1999.
10. S. Aunet, "Real-time Reconfigurable Devices Implemented in UV-Light Programmable Floating-Gate CMOS,", Norwegian Univ. Science Technol., June 2002. Dissertation for the degree of doktor ingenier.
11. 0.6 um CMOS Design Rules.
12. P. Hasler and T. S. Lande, "Overview of floating-gate devices, circuits and systems," IEEE Trans. Circuits Syst. II, vol. 48, pp. 1-3. Jan. 2001.
13. S. Aunet, Y. Berg, O. Tjore, Ø. Næss, and T. Sæther, "Four-MOSFET floating-gate UV-programmable elements for multifunction binary logic," in Proc. 5th World Multiconf. Systemics, Cybernetics, Informatics, vol. III, Orlando, FL, July 22-25, 2001, pp. 141-144.
14. A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasovic, and R. E. Jenkins, "Current-mode subthreshold MOS circuits for analog VLSI neural systems," IEEE Trans. Neural Neeworks, vol. 2, pp. 205-213, Mar. 1991.
15. K. Yang and A. G. Andreou, "Subthreshold analysis of floating-gate MOSFET's," in Proc. 10th Biennual Univ./Covernment/Ind. Microelectronics Symp., 1993, pp. 141-144.
16. Y. Berg, D. T. Wisland, and T. S. Lande, "Ultra low-voltage/low-power digital floating-gate circuits," IEEE Trans. Circuits Syst. II, vol. 46, pp. 930-936, July 1999.
17. S. Muroga, Threshold Logic and Its Applications. New York: Wiley, 1971.
18. A. Low and P. Hasler, "Cadence-based simulation of floating-gate circuits using the EKV model," in Proc. 42nd Midwest Symp. Circuits Systems, vol. 1, 2000, pp. 141-144.
19. J. Ramirez-Angulo, G. G. Altamarino, and S. C. Choi, "Modeling multiple-input floating-gate transistors for analog signal processing," Proc. IEEE Int. Symp. Circuits Syst., vol. 3, pp. 2220-2223, 1997.
20. E. Rodriguez-Villegas, G. Huertas, M. J. Avedillo, S. M. Quintana, and A. Rueda, "A Practical floating-gate muller-C element using vMOS threshold gates," IEEE Trans. Circuits Syst. II, vol. 48, pp. 102-106, Jan. 2001.
21. S. Aunet, Y. Berg, T. Ytterdal, Ø. Næss, and T. Sæther, "A Method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits," Proc. IEEE Int. Conf. Electronics, Circuits, Systems, vol. 2, pp. 1035-1038, 2001.
22. S. Aunet, Netlists Extracted from Two FGUVMOS Integrated Circuits, FYS.EL.-rapport 2002:2. available from BiBSYS.
23. S. Aunet, Y. Berg, and T. Sæther, "Floating-gate low-voltage/low-power linear threshold element for neural computation," in Proc. 2002 IEEE Int. Symp. Circuits Systems, vol. 2, 2002, pp. 528-531.
24. A. Rantala, S. Franssila, K. Kaski, M. Åberg, and P. Kuivalainen, "Improved neuron MOS-transistor structures for integrated neural network circuits," Proc. Inst. Elect. Eng. Circuits Devices Systems, vol. 148, no. 1, pp. 25-34, Feb. 2001.
25. R. Bahr, "A Design of Linear Four Quadrant Analog Multipliers Using Floating-Gate Transistors," Thesis for the Cand. Scient. Degree, Univ. Oslo. Faculty Math. Natural Sci., Dept. Inform., May 2001.
26. H. Gundersen, "Design of Low-Voltage Analog Amplifiers Using Floating-Gate Transistors," Thesis Cand. Scient. Degree, Dept. Inform., Univ. Oslo, May 2000.
27. R. Danielsen, "Effektoptimalisering av digitale CMOS-kretser (floating-gate)," Thesis Cand. Scient. Degree, Univ. Oslo, Faculty Math. Natural Sci., Dept. Inform., May 2001.
28. T. Ytterdal and S. Aunet, "Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits," in Proc. 2002 IEEE Int. Symp. Circuits Systems, vol. 5, 2002, pp. 393-396.
29. V. Beiu and H. E. Makaruk, "Deeper sparser nets can be optimal," in Neural Proc. Lett., vol. 8, Dec. 1998, pp. 201-210.