![]() |
Volumn 86, Issue 22, 2005, Pages 1-3
|
Relaxation processes in strained Si layers on silicon-germanium- on-insulator substrates
b
Nissei Bldg
(Japan)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
DISLOCATIONS (CRYSTALS);
ELECTRIC FURNACE PROCESS;
GERMANIUM;
MOSFET DEVICES;
RELAXATION PROCESSES;
SILICON ON INSULATOR TECHNOLOGY;
THERMAL EFFECTS;
CLASSIC PYROELECTRIC EFFECTS (APE);
FREE ENERGY DENSITY;
SPATIAL DEPENDENCE;
TAYLOR SERIES;
SILICON COMPOUNDS;
|
EID: 20844459766
PISSN: 00036951
EISSN: None
Source Type: Journal
DOI: 10.1063/1.1944208 Document Type: Article |
Times cited : (18)
|
References (14)
|