메뉴 건너뛰기




Volumn 86, Issue 22, 2005, Pages 1-3

Relaxation processes in strained Si layers on silicon-germanium- on-insulator substrates

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DISLOCATIONS (CRYSTALS); ELECTRIC FURNACE PROCESS; GERMANIUM; MOSFET DEVICES; RELAXATION PROCESSES; SILICON ON INSULATOR TECHNOLOGY; THERMAL EFFECTS;

EID: 20844459766     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1944208     Document Type: Article
Times cited : (18)

References (14)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.