gNBX - Reconfigurable hardware acceleration of self-organizing maps

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 97-104

  Pohl, Christopher ^a   Franzmeier, Marc ^a   Porrmann, Mario ^a   Rückert, Ulrich ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; COMPUTER WORKSTATIONS; DATA REDUCTION; INTEGRATED CIRCUITS; NEURAL NETWORKS; PARALLEL PROCESSING SYSTEMS; PERSONAL COMPUTERS; SELF ORGANIZING MAPS;

HIGH DIMENSIONAL DATASETS; PARALLEL HARDWARE; RECONFIGURABLE HARDWARE; TECHNOLOGY INDEPENDENT DESIGN;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20844456774     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. D. Hendry, A. Duncan, and N. Lightowler. Ip core implementation of a self-organizing neural network. IEEE Transactions on Neural Networks, 14(5): 1085-1096, 2003.
2. P. Ienne. Digital connectionist hardware: Current problems and future challenges. In J. Mira, R. Moreno-Diaz, and J. Cabestany, editors, Biological and Artificial Computation: From Neuroscience to Technology, Vol. 1240 of Lecture Notes in Computer Science, pages 688-713. Springer, Berlin, 1997.
3. P. Ienne, P. Thiran, and N. Vassilas. Modified self-organizing feature map algorithms for efficient digital hardware implementation. IEEE Transactions on Neural Networks, 8(2):315-30, 1997.
4. H. Kalte, M. Porrmann, and U. Ruckert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002.
5. T. Kohonen. Self-Organizing Maps, volume 30 of Springer Series in Information Sciences. Springer, Berlin. Heidelberg, second edition, 1997.
6. M. Porrmann. Benchmark-datensätze für selbstorganisierende karten. Technical report, Universität Paderborn, FG Schaltungstechnik, Paderborn, 2000.
7. M. Porrmann, S. Rüping, and U. Rückert. The impact of communication on hardware accelerators for neural networks. In Proceedings of The 5th World Multi-Conference on Systemics, Cybernetics and Informatics, SCI 2001, pages 248-253, Orlando, Florida USA, July 2001.
8. M. Porrmann, U. Witkowski, and U. Rückert. A massively parallel architecture for self-organizing feature maps. IEEE Transactions on Neural Networks, 14(5):1110-1121, 2003.
9. L. Prechelt. Proben 1: A set of neural network benchmark problems and benchmarking rules. Technical Report 21/94, 1994.
10. S. Rüping and J. Müller. Analysis of IC fabrication processes using self-organizing maps. In ICANN99, Proc. of the Ninth International Conference on Artificial Neural Networks, pages 631-636, Edinburgh, 1999.
11. S. Rüping, M. Porrmann, and U. Rückert. SOM accelerator system. Neurocomputing, 21(1-3):31-50, 1998.
12. U. Rückert. Ulsi architectures for artificial neural networks. IEEE Micro, 22(3): 10-19, May 2002.
13. A. Ultsch. Knowledge extraction from self-organizing neural networks. In O. Opitz, B. Lausen, and R. Klar, editors, Information and Classification, pages 301-306, London, UK, 1993. Springer.