Using Function Folding to improve silicon efficiency of reconfigurable arithmetic arrays

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 239-245

  Weinhardt, Markus ^a   Vorbach, Martin ^a   Baumgarte, Volker ^a   May, Frank ^a  

^a PACT XPP Technologies AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; DATA TRANSFER; FADING (RADIO); FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; ROUTERS;

FUNCTION FOLDING; RECONFIGURABLE ARITHMETIC ARRAYS; ROUTING CONNECTION; SILICON EFFICIENCY;

SEMICONDUCTING SILICON;

EID: 20844443634     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. V. Baumgarte, G. Ehlers, F. May, A. Nuckel, M. Vorbach, and M. Weinhardt. PACT XPP - a self-reconfigurable data processing architecture. The Journal of Supercomputing, 26(2), Sept. 2003.
2. T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek. Fast module mapping and placement for datapaths in FPGAs. In Proc. FPGA'98, Monterrey, CA, 1998.
3. D. C. Cronquist, P. Franklin, C. Fisher, M. Figueroa, and C. Ebeling. Architecture design of reconfigurable pipelined datapaths. In Proc. 20th Anniversary Conference on Advanced Research in VLSI, Atlanta, GA, Mar. 1999.
4. R. Hartenstein. A decade of reconfigurable computing: a visionary retrospective. In Proc. Design, Automation and Test in Europe, 2001.
5. R. Hartenstein, R. Kress, and H. Reinig. A new FPGA architecture for word-oriented datapaths. In Proc. Field-Programmable Logic; 4th International Workshop. Springer-Verlag, Sept. 1994.
6. M.-H. Lee, H. Singh, G. Lu, N. Bagherzadeh, and F. J. Kurdahi. Design and implementation of the MorphoSys reconfigurable computing processor. Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology, Mar. 2000.
7. B. Salefski and L. Caglar. Re-configurable computing in wireless. In Proc. 38th Design Automation Conference, Las Vegas, NV, June 2001.
8. T. Stansfield. Using multiplexers for control and data in D-Fabrix. In Proc. Field Programmable Logic and Applications; 13th International Conference. Springer-Verlag, Sept. 2003.
9. R. A. Sutton, V. P. Srini, and J. M. Rabaey. A multi-processor DSP system using PADDI-2. In Proc. 35th Design Automation Conference, San Francisco, CA, June 1998.
10. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Huffman, P. Jophnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, March/April 2002.