A multiprocessor DSP system using PADDI-2

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 62-65

  Sutton, Roy A ^a   Srini, Vason P ^b   Rabaey, Jan M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Data Flux Systems Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER DEBUGGING; DIGITAL SIGNAL PROCESSING; IMAGE PROCESSING; LIBRARIES; MULTIPROCESSING SYSTEMS; VERIFICATION; ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; COMPUTER SIMULATION; CONTROL SYSTEMS; IMAGE ENHANCEMENT; INTEGRATED CIRCUIT LAYOUT; PROGRAM COMPILERS; PROGRAM DEBUGGING; VLSI CIRCUITS;

APPLICATION DEVELOPMENT; HARDWARE CONFIGURATIONS; HARDWARE VERIFICATION; IMAGE PROCESSING ALGORITHM; IMAGE PROCESSING SYSTEM; MULTI PROCESSOR SYSTEMS; SOFTWARE ENVIRONMENTS; SOFTWARE IMPLEMENTATION;

PROGRAM DEBUGGING; PARALLEL PROCESSING SYSTEMS;

MULTIPLE DATA STREAM ARCHITECTURES; PARALLEL PROGRAMMING;

EID: 0031632301     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277056     Document Type: Conference Paper

References (10)

1. Yeung, A. K. W., "PADDI-2 Architecture and Implementation, " Ph. D. Thesis, University of California, Berkeley, CA, June, 1995.
2. Chen, D. C., "Programmable Arithmetic Devices for High Speed Digital Signal Processing, " Electronic Research Laboratory, Memorandum No. UCB/ERL M92/49, University of California, Berkeley, CA 94720, May 14, 1992.
3. Lee, S. Y. and J. K. Aggarwal, "Parallel 2-D Convolution on a Mesh Connected Array Processor, " IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 9, no. 4, pp. 590 -594, July, 1987.
4. Sunwoo, M. H. and J. K. Aggarwal, "Flexibly Coupled Multiprocessors for Image Processing, " 1988 Intl. Conf. on Parallel Processing, St. Charles, IL, Aug. 1988.
5. Webb, J. A., L. G. Hamey, and I. C. Wu, "An Architecture Independent Programming Language for Low-level Vision, " Computer Vision, Graphics, and Image Processing, vol. 37, no. 11, pp. 1751 - 1762, Pittsburgh, PA, Nov., 1989.
6. Stellakis, H. M. and E. S. Manolakos, "A Tri-Array for the Realtime Computation of Higher Order Moment Estimates, " VLSI Signal Processing V, Edited by K. Yao, R. Jain, W. Przytula, J. Rabaey, IEEE New York, pp. 510 - 519, New York, 1992.
7. Robert, M., M. Paindavoine, and P. Gorria, "Architectures for Integration of Real Time Image Processing Systems, " VLSI Signal Processing V, Edited by K. Yao, R. Jain, W. Przytula, J. Rabaey, IEEE New York, pp. 267 - 276, New York, 1992.
8. Intel, "iWARP Forum'91, " iWARP Users Meeting, Crystal City, VA, Sept., 1991.
9. Borkar, S. et al, "Supporting Systolic and Memory Communication in iWARP, " Proceedings of the 17th International Symposium on Computer Architecture, pp. 70 - 81, Seattle, WA, May, 1990.
10. http://infopad.EECS.Berkeley.EDU/spartan/.