New Compact CMOS Continuous-Time Low-Voltage Analog Rank-Order Filter Architecture

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 51, Issue 5, 2004, Pages 257-261

  Ramirez Angulo, Jaime ^a   Gonzalez Carvajal, Ramon ^b   Ducoudray, Gladys Omayra ^a   Lopez Martin, Antonio J ^c   Torralba, Antonio ^b  

^a Horeshoe Cir Jett Hall   (United States)

^b UNIVERSIDAD DE SEVILLA   (Spain)

^c PUBLIC UNIVERSITY OF NAVARRE   (Spain)

Author keywords

CMOS analog circuits; low voltage analog circuits; median filter; minimum circuit; rank order filter; transconductance comparator; winner take all circuit

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; LINEAR INTEGRATED CIRCUITS; SIGNAL FILTERING AND PREDICTION; TRANSISTORS;

ANALOG CIRCUITS; LOW VOLTAGE ANALOG CIRCUITS; MEDIAN FILTER; RANK ORDER FILTER; TRANSCONDUCTANCE COMPARATOR;

CMOS INTEGRATED CIRCUITS;

EID: 2942619066     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2004.827553     Document Type: Article

References (8)

1. I. Opris, “Analog rank extractors,” IEEE Trans. Circuits Syst. I, vol. 44, pp. 1114-1121, Dec. 1997.
2. D.M. Wilson and S.P. DeWeerth, “Rank-order filtering in analog VLSI,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'96), Atlanta, GA, May 8-12, 1996, pp. 105-108.
3. G. Fikos, S. Vlassis, and S. Siskos, “High-speed, accurate analogue CMOS rank filter,” Electron. Lett., vol. 36, no. 7, pp. 593-594, 2000.
4. K. Urahama and T. Nagao, “Direct analog rank filtering,” IEEE Trans. Circuits Syst. I, vol. 42, pp. 385-388, July 1995.
5. J. Ramírez-Angulo, C. Lackey, and A. Díaz-Sanchez, “Compact continuous-time analog rank-order filter implementation in CMOS technology,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'02), Scottsdale, AZ, May 26-29, 2002, pp. V 65-V 68.
6. I. Hatirnaz, F.K. Gurkaynak, and Y. Leblebici, “Realization of a programmable rank-order filter architecture using capacitive threshold logic gates,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'99), Orlando, FL, May 30-June 2, 1999, pp. I 435-I 438.
7. T.L.E. Dake and U. Ciringiroglu, “Rank-order filter using multiple winners-take all,” in Proc. IEEE 43rd Midwest Symp. Circuits and Systems, 2000, vol. 1, East Lansing, MI, Aug. 8-11, 2000, pp. 482-485.
8. B.P. Tan and D.M. Wilson, “Semiparallel rank-order filtering in analog VLSI,” IEEE Trans. Circuits Syst. II, vol. 48, pp. 198-205, Feb. 2001.