High-speed high-precision min/max circuits in CMOS technology

Electronics Letters

Volumn 36, Issue 8, 2000, Pages 697-699

  Carvajal, R G ^a   Ramirez Angulo J ^a   Martinez Heredia J ^b  

^a UNIVERSIDAD DE SEVILLA   (Spain)

^b New Mexico State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC IMPEDANCE; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION;

MIN/MAX CIRCUITS; VOLTAGE SWING;

CMOS INTEGRATED CIRCUITS;

EID: 0342656711     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20000542     Document Type: Article

References (5)

1. YAMAKAWA, T.: 'A fuzzy inference engine in nonlinear analog mode and its applications to a fuzzy logic control', IEEE Trans., 1993, NN-4, pp. 496-522
2. LAZZARO, J., LYCKENBUSH, S., MALHOWAD, M.A., and MEAD, C.: 'Winner-take-all of 0(n) complexity' in TOURETZKY, D.S. (Ed.): 'Advances in neural signal processing systems' (Morgan Kaufmann, 1989), pp. 703-711
3. CARVAJAL, R.G., TORRALBA, A., MILLAN, R., and FRANQUELO, L.G.: 'Automatic synthesis of analog and mixed-signal fuzzy controllers with emphasis in power consumption'. Proc. IEEE Int. Symp. Circuits and Systems ISCAS'99, Orlando, FL, 1999, Vol. 5, pp. 571-574
4. LIU, S., CHEN, P., CHEN, C., and HWU, J.: 'Analog maximum, median and minimum circuit'. Proc. IEEE Int. Symp. Circuits and Systems, Hong Kong, 1997, pp. 257-260
5. OPRIS, I.: 'Rail-to-rail multiple-input min/max circuit', IEEE Trans. Circuits Syst. II, 1998, 45, (1), pp. 137-140