Parametric macromodels of differential drivers and receivers

IEEE Transactions on Advanced Packaging

Volumn 28, Issue 2, 2005, Pages 189-196

  Stievano, Igor S ^a   Maio, Ivan A ^a   Canavero, Flavio G ^a   Siviero, Claudio ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

Circuit modeling; Digital integrated circuits; Electromagnetic compatibility; Low voltage differential signaling (LVDS); Macromodeling; Signal integrity; System identification

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ELECTROMAGNETIC COMPATIBILITY; EQUIVALENT CIRCUITS; MATHEMATICAL MODELS; PARAMETER ESTIMATION; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICE STRUCTURES;

CIRCUIT MODELING; LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS); MACROMODELING; SIGNAL INTEGRITY;

DIGITAL INTEGRATED CIRCUITS;

EID: 20344363890     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/TADVP.2005.846931     Document Type: Article

References (20)

1. C. Bloomingdale and G. Hendrickson, "LVDS data outputs for high-speed analog-to-digital converters," in Analog Devices Technical Paper, 2001.
2. "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits,", ANSI/TIA/EIA-644, 1996.
3. IEEE Standard for Low Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE Standard 1596.3-1996. Mar. 1996.
4. (2004) I/O Buffer Information Specification (IBIS) Ver. 4.1. [Online]. Available: http://www.eigroup.org/ibis/ibis.htm
5. H. Hegazy and M. Korany, "IBIS modeling of LVDS buffers," in Mentor Graphics Technical Paper, Nov. 2002.
6. A. Muranyi. (2003) Introduction to IBIS Models and IBIS Model Making, Folsom, CA. [Online]. Available: http://www.eda.org/pub/ibis/training/
7. A. Muranyi, Details on true differential buffer characterization revisited. presented at IBIS Summit at PCB Conference East. Westford, MA. [Online]. Available: http://www.eda.org/pub/ibis/summits/oct03/
8. I. S. Stievano, C. Siviero, I. A. Maio, and F. Canavero, "Behavioral macromodels of differential drivers," in Proc. 8th IEEE Workshop on Signal Propagation on Interconnects, D. Heidelberg, Ed., May 9-12, 2004, pp. 131-134.
9. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/ s-per-Pin operation in 0.35μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 4, Apr. 2001.
10. B. Young, "An SOI CMOS LVDS driver and receiver pair," in Proc. Symp. VLSI Circuits, Kyoto, Japan, Jun. 14-16, 2001, pp. 153-154.
11. T. Gabara, W. Fischer, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, and D. Gradl, "LVDS I/O buffers with a controlled reference circuit," in Proc. 10th Annu. IEEE Int. ASIC Conf. and Exhibit, Portland, OR, Sep, 7-10, 1997, pp. 311-315.
12. I. S. Stievano, I. A. Maio, and F. G. Canavero, "Parametric Macro-models of Digital I/O Ports," IEEE Trans. Adv. Packag., vol. 25, no. 2, pp. 255-264, May 2002.
13. I. S. Stievano, F. G. Canavero, and I. A. Maio, "On the behavioral modeling of integrated circuit output buffers," in Proc. 12th IEEE Topical Meeting on Electrical Performance of Electronic Packaging, EPEP, Princeton, NJ, Oct. 27-29, 2003, pp. 281-284.
14. J. Sjöberg et al., "Nonlinear black-box modeling in system identification: A unified overview," Automatica, vol. 31, no. 12, pp. 1691-1724, 1995.
15. L. Ljung, System Identification: Theory for the User. Englewood Cliffs, NJ: Prentice-Hall, 1987.
16. L. Ljung, System Identification Toolbox User's Guide. Natick, MA: The MathWorks, Inc., 2000.
17. IEEE Standard VHDL Analog and Mixed-Signal Extensions, IEEE Standard 1076.1-1999, Mar. 18, 1999.
18. E. Christen and K. Bakalar, "VHDL-AMS - A hardware description language for analog and mixed-signal applications," IEEE Trans. Circuits Syst. II, vol. 46, no. Oct., pp. 1263-1271, 1999.
19. M. T. Hagan and M. Menhaj, "Training feedforward networks with the marquardt algorithm," IEEE Trans. Neural Netw., vol. 5, no. 11, pp. 989-993, Nov. 1994.
20. D. Nguyen and B. Widrow, "Improving the learning speed of 2-1ayer neural networks by choosing initial values of the adaptive weights," in Proc. Int. Joint Conf. Neural Networks (IJCNN), San Diego, CA, Jun. 17-21, 1990, pp. 21-26.