Behavioral macromodels of differential drivers

Proceedings - 8th IEEE Workshop on Signal Propagation on Interconnects

Volumn , Issue , 2004, Pages 131-134

  Stievano, I S ^a   Siviero, C ^a   Maio, I A ^a   Canavero, F ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DATA REDUCTION; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; ELECTROMAGNETIC COMPATIBILITY; MAPPING; MATHEMATICAL MODELS; NETWORKS (CIRCUITS); PROBLEM SOLVING;

DIFFERENTIAL DRIVERS; DIGITAL SYSTEMS; MACROMODELS; SIGNAL INTEGRITY;

SIGNAL PROCESSING;

EID: 10044232902     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. C. Bloomingdale, G. Hendrickson, "LVDS Data Outputs for High-Speed Analog-to-Digital Converters," Analog Devices technical paper, 2001.
2. ANSI/TIA/EIA-644, Electrical Characteristics of Low Low Voltage Differential Signaling (LVDS) Interface Circuits, Mar. 1996.
3. IEEE std 1596.3-1996, IEEE Standard for Low Low Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), Mar. 1996.
4. th IEEE Topical Meeting on Electrical Performance of Electronic Packaging, EPEP, Princeton, NJ, pp. 281-284, Oct. 27-29, 2003.
5. A.Muranyi, "Introduction to IBIS models and IBIS model making," Folsom, CA, Nov. 3-4, 2003, (Intel course available at http://www.eda.org/pub/ ibis/training/).
6. J. Sjöberg et al., "Nonlinear black-box modeling in system identification: a unified overview," Automatica, Vol. 31, No. 12, pp. 1691-1724, 1995.
7. M. T. Hagan, M. Menhaj, "Training feedforward networks with the marquardt algorithm," IEEE Transactions on Neural Networks, Vol. 5, N. 6, pp. 989-993, Nov. 1994.
8. D. Nguyen, B. Widrow, "Improving the learning speed of 2-layer neural networks by choosing initial values of the adaptive weights," Proc. of the International Joint Conference on Neural Networks (IJCNN), San Diego, CA, USA, pp. 21-26, Jun. 17-21, 1990.
9. A. Boni, A. Pierazzi, D. Vecchi, "LVDS I/O Interlace for Gb/s-per-Pin Operation in 0.35 μm CMOS," IEEE Journal of Solid-State Circuits, VOL. 36, NO. 4, Apr. 2001.
10. B. Young, "An SOI CMOS LVDS driver and receiver pair," Proc. of the 2001 Symposium on VLSI Circuits, Kyoto, Japan, pp. 153-154 Jun. 14-16, 2001
11. T. Gabara, W. Fischer, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, D. Gradl, "LVDS I/O buffers with a controlled reference circuit," Proc. of the Tenth Annual IEEE International ASIC Conference and Exhibit, Portland, OR, USA, pp. 311-315, Sep. 7-10, 1997.
12. I/O Buffer Information Specification (IBIS) Ver. 4.0, on the web at http://www.eigroup.org/ibis/ibis.htm, Jul. 2002.
13. H. Hegazy, M. Korany, "IBIS Modeling of LVDS Buffers," Mentor Graphics technical paper, Nov. 2002.