Virtual memory window for a portable reconfigurable cryptography coprocessor

Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Volumn , Issue , 2004, Pages 24-33

  Vuletić, Miljan ^a   Pozzi, Laura ^a   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; INTERFACES (COMPUTER); MASKS; NETWORK PROTOCOLS; PROGRAM PROCESSORS; SOFTWARE ENGINEERING; SYSTEMS ANALYSIS; VIRTUAL REALITY;

RECONFIGURABLE CRYPTOGRAPHY COPROCESSORS; SYSTEM-ON-CHIP (SOC) PLATFORMS; VIRTUAL MEMORY WINDOW (VMW); VIRTUALIZATION LAYERS;

CRYPTOGRAPHY;

EID: 18644382748     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. Altera Corporation. Altera Excalibur Devices, 2003. http://www.altera. com/literature/.
2. ARM. AMBA Specification, 1999. http://www.arm.com/.
3. J.-L. Beuchat. Etude et conception d'opérateurs arithmétiques optimisés pour circuits programmables. PhD thesis, Ecole Polytechnique Fédérale de Lausanne, 2001. Thèse No 2426.
4. J.-L. Beuchat. Modular multiplication for FPGA implementation of the IDEA block cipher. In E. Deprettere, S. Bhattacharyya, J. Cavallaro, A. Darte, and L. Thiele, editors, Proceedings of the 14th IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pages 412-422. IEEE Computer Society, June 2003.
5. E. Caspi, M. Chu, R. Huang, J. Yeh, A. DeHon, and J. Wawrzynek. Stream computations organized for reconfigurable execution (SCORE): Introduction snd tutorial. In Proceedings of the 10th International on Field Programmable Logic and Applications, Villach, Austria, Aug. 2000.
6. E. Caspi and N. Weaver. IDEA as a benchmark for reconfigurable computing. Technical report, UC at Berkeley, BRASS Research Group, Berkeley, CA, Dec. 1996. http://www.cs.berkeley.edu/projects/brass.
7. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecapelle. Custom Memory Management Methodology. Kluwer Academic, Boston, Mass., 1998.
8. M. Dales. Managing a reconfigurable processor in a general purpose workstation environment. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, Mar. 2003.
9. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya. Automatic generation of embedded memory wrapper for multiprocessor SoC. In Proceedings of the 39th Design Automation Conference, New Orleans, La., June 2002.
10. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. In Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, pages 87-96, Napa Valley, Calif., Apr. 1997.
11. J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, pages 12-21, Napa Valley, Calif., Apr. 1997.
12. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, Calif., third edition, 2002.
13. M. Herz, R. Hartenstein, M. Miranda, E. Brockmeyer, and F. Catthoor. Memory addressing organisation for stream-based reconfigurable computing. In Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, Sept. 2002.
14. T.-L. Lee and N. W. Bergmann. An interface methodology for retargetable FPGA peripherals. In Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, Nev., June 2003.
15. M. Leeman, D. Atienza, C. Ykman, F. Catthoor, J. M. Mendias, and G. Deconcinck. Methodology for refinement and optimization of dynamic memory management for embedded systems in multimedia applications. In IEEE Workshop on Signal Processing Systems, Seoul, Korea, Aug. 2003.
16. C. K. Lennard, P. Schaumont, G. De Jong, A. Haverinen, and P. Hardee. Standards for system-level design: Practical reality or solution in search of a question? In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pages 576-583, Paris, Mar. 2000.
17. P. Leong, M. Leong, O. Cheung, T. Tung, C. Kwow, M. Wong, and K. Lee. Pilchard - a reconfigurable computing platform with memory slot interface. In Proceedings of the 9th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, Apr. 2001.
18. H. Lipmaa. IDEA: A cipher for multimedia architectures? In S. Tavares and H. Meijer, editors, Selected Areas in Cryptography, volume 1556, pages 248-263, Kingston, Ontario, Canada, Aug. 1998. Springer-Verlag.
19. MediaCrypt. IDEA Algorithm, 2003. http://www.mediacrypt.com/.
20. O. Mencer. PAM-Blox II: Design and evaluation of C++ module generation for computing with FPGAs. In Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif., Apr. 2002.
21. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Designing an operating system for a heterogeneous reconfigurable SoC. In Reconfigurable Architectures Workshop (RAW), Proceedings of the International Parallel and Distributed Processing Symposium, Paris, June 2003.
22. P. R. Panda, N. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-on-Chip. Kluwer Academic, Boston, Mass., 1999.
23. R. Razdan and M. D. Smith. A high-performance microar-chitecture with hardware-programmable functional units. In Proceedings of the 27th International Symposium on Microarchitecture, pages 172-80, San Jose, Calif., Nov. 1994.
24. S. L. C. Salomao, V. C. Alves, and E. M. C. Filho. HiPCrypto: A high-performance VLSI cryptographic chip. In Proceedings of the Eleventh Annual IEEE International ASIC Conference, pages 7-11, Rochester, New York, USA, Sept. 1998.
25. R. R. Taylor and S. C. Goldstein. A high-performance flexible architecture for cryptography. In Workshop on Cryptographic Hardware and Embedded Systems, pages 231-245, Aug. 1999.
26. M. Vuletić, L. Pozzi, and P. Ienne. Virtual memory window for application-specific reconfigurable coprocessors. In Proceedings of the 41th Design Automation Conference, San Diego, CA, June 2004.
27. H. Walder and M. Platzner. Online scheduling for block-partitioned reconfigurable devices. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, Mar. 2003.
28. Xilinx Inc. Xilinx Virtex Proll Devices, 2003. http://www.xilinx.com/.