A low-cost jitter measurement technique for BIST applications

Proceedings of the Asian Test Symposium

Volumn 2003-January, Issue , 2003, Pages 336-339

  Huang, Jui Jer ^a   Huang, Jiun Lang ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTION FUNCTIONS; SPICE;

CUMULATIVE DISTRIBUTION FUNCTION; JITTER MEASUREMENTS; LOW COSTS; PERIOD JITTER; RMS JITTER; SPICE SIMULATIONS; TWO-POINT;

JITTER;

EID: 17644390511     PISSN: 10817735     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ATS.2003.1250833     Document Type: Conference Paper

References (9)

1. A. H. Chan and G. W. Roberts. A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line. In International Test Conference, pages 858-867, 2001.
2. S. Cherubal and A. Chatterjee. A high-resolution jitter measurement technique using ADC sampling. In International Test Conference, pages 838-847, 2001.
3. P. Dudek, S. Szczepanski, and J. V. Hatfield. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line. IEEE Transactions on Solid-State Circuits, 35(2):240-247, February 2000.
4. P. Z. Peebles. Probability, Random Variables, and Random Signal Principles. McGraw Hill, Inc., Hightown, New York, 2000.
5. S. Sunter and A. Roy. BIST for phase-locked loops in digital applications. In International Test Conference, pages 532-540, 1999.
6. S. Tabatabaei and A. Ivanov. Embedded timing analysis: A SoC infrastrcture. IEEE Design & Test of Computers, 19(3):22-34, May-June 2002.
7. T. Yamaguchi, M. Soma, D. Halter, J. Nessen, R. Raina, M. Ishida, and T. Watanabe. Jitter measurements of a PowerPC™ microprocessor using the analytic signal method. In International Test Conference, pages 955-964, 2000.
8. T. Yamaguchi, M. Soma, M. Ishida, T. Watanabe, and T. Watanabe. Extraction of peak-to-peak and RMS jitter using an analytic signal method. In VSLI Test Symposium, pages 395-402, 2000.
9. T. J. Yamaguchi, M. Soma, D. Halter, R. Raina, J. Nissen, and M. Ishida. A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals. In VLSI Test Symposium, pages 102-110, 2001.