-
1
-
-
0344409005
-
-
New York, NY, USA: Marcel Dekker, Inc.
-
Y.H. Hu (Ed.), Programmable Digital Signal Processors: Architecture, Programming, and Applications, New York, NY, USA: Marcel Dekker, Inc., 2002.
-
(2002)
Programmable Digital Signal Processors: Architecture, Programming, and Applications
-
-
Hu, Y.H.1
-
3
-
-
0002449750
-
Subword parallelism with MAX-2
-
R.B. Lee, "Subword Parallelism with MAX-2," IEEE Micro, vol. 16, no. 4, 1996, pp. 51-59.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 51-59
-
-
Lee, R.B.1
-
4
-
-
0034818472
-
A low power media processor core performable CIF30 fr/s MPEG4/H26x video codec
-
H. Ohira, T. Kamemaru, H. Suzuki, K. Asano, and M. Yoshimoto, "A Low Power Media Processor Core Performable CIF30 fr/s MPEG4/H26x Video Codec,"IEICE Trans. Electron., vol. E84-C, no. 2, 2001, pp. 157-165.
-
(2001)
IEICE Trans. Electron.
, vol.E84-C
, Issue.2
, pp. 157-165
-
-
Ohira, H.1
Kamemaru, T.2
Suzuki, H.3
Asano, K.4
Yoshimoto, M.5
-
5
-
-
0033680673
-
A register file with transposed access mode
-
Austin, TX, USA, Sept. 17-20
-
Y. Jung, S.G. Berg, D. Kim, and Y. Kim, "A Register file with Transposed Access Mode," in Proc. Int. Conf. Computer Design, Austin, TX, USA, Sept. 17-20, 2000, pp. 559-560.
-
(2000)
Proc. Int. Conf. Computer Design
, pp. 559-560
-
-
Jung, Y.1
Berg, S.G.2
Kim, D.3
Kim, Y.4
-
6
-
-
0032684397
-
MMX-based DCT and MC algorithms for real-time pure software MPEG decoding
-
Florence, Italy, June 7-11
-
Y.-S. Tung, C.-C. Ho, and J.-L. Wu, "MMX-Based DCT and MC Algorithms for Real-Time Pure Software MPEG Decoding," in Proc. IEEE Int. Conf. Multimedia Computing and Systems, Florence, Italy, June 7-11, 1999, vol. 1, pp. 357-362.
-
(1999)
Proc. IEEE Int. Conf. Multimedia Computing and Systems
, vol.1
, pp. 357-362
-
-
Tung, Y.-S.1
Ho, C.-C.2
Wu, J.-L.3
-
7
-
-
0033898712
-
Computing inverse discrete cosine transform (IDCT) using vector products on a mediaprocessor
-
San Jose, CA, USA, Jan. 27-28
-
W. Lee, C. Basoglu, and Y. Kim, "Computing Inverse Discrete Cosine Transform (IDCT) Using Vector Products on a Mediaprocessor," in Proc. of SPIE 'Media Processors 2000', San Jose, CA, USA, Jan. 27-28, 2000, vol. 3970, pp. 167-176.
-
(2000)
Proc. of SPIE 'Media Processors 2000'
, vol.3970
, pp. 167-176
-
-
Lee, W.1
Basoglu, C.2
Kim, Y.3
-
9
-
-
0026880784
-
Architecture and implementation of a highly parallel single-chip video DSP
-
H. Yamauchi, Y. Tashiro, T. Minami, and Y. Suzuki, "Architecture and Implementation of a Highly Parallel Single-Chip Video DSP," IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. 2, 1992, pp. 207-220.
-
(1992)
IEEE Trans. Circuits Syst. Video Technol.
, vol.2
, Issue.2
, pp. 207-220
-
-
Yamauchi, H.1
Tashiro, Y.2
Minami, T.3
Suzuki, Y.4
-
10
-
-
0033324891
-
Data alignment for sub-word parallelism in DSP
-
Taipei, Taiwan, Oct. 20-22
-
J. Fridman, "Data Alignment for Sub-Word Parallelism in DSP," in IEEE Workshop on Signal Processing Systems, Taipei, Taiwan, Oct. 20-22, 1999, pp. 251-260.
-
(1999)
IEEE Workshop on Signal Processing Systems
, pp. 251-260
-
-
Fridman, J.1
-
11
-
-
0028573154
-
A data path array with shared memory as core of a high performance DSP
-
San Francisco, CA, USA, Aug. 22-24
-
J. Kneip, K. Rönner, and P. Pirsch, "A Data Path Array with Shared Memory as Core of a High Performance DSP," in Proc. Int. Conf. Applicat. Specific Array Processors '94, San Francisco, CA, USA, Aug. 22-24, 1994, pp. 271-282.
-
(1994)
Proc. Int. Conf. Applicat. Specific Array Processors '94
, pp. 271-282
-
-
Kneip, J.1
Rönner, K.2
Pirsch, P.3
-
12
-
-
0030083495
-
Architecture and applications of the HiPAR video signal processor
-
K. Rönner and J. Kneip, "Architecture and Applications of the HiPAR Video Signal Processor," IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 1, 1996, pp. 56-66.
-
(1996)
IEEE Trans. Circuits Syst. Video Technol.
, vol.6
, Issue.1
, pp. 56-66
-
-
Rönner, K.1
Kneip, J.2
-
13
-
-
0034225390
-
A 1.3-GOPS parallel DSP for high-performance image-processing applications
-
W. Hinrichs, J.P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, "A 1.3-GOPS Parallel DSP for High-Performance Image-Processing Applications," IEEE Journal of Solid-State Circuits, vol. 35, no. 7, 2000, pp. 946-952.
-
(2000)
IEEE Journal of Solid-state Circuits
, vol.35
, Issue.7
, pp. 946-952
-
-
Hinrichs, W.1
Wittenburg, J.P.2
Lieske, H.3
Kloos, H.4
Ohmacht, M.5
Pirsch, P.6
-
14
-
-
0003582061
-
-
Fremont, CA, USA, Berkeley Design Technology, Inc.
-
P.D. Lapsley, J.C. Bier, A. Shoham, and E.A.Lee, DSP Processor Fundamentals: Architectures and Features, Fremont, CA, USA, Berkeley Design Technology, Inc., 1996.
-
(1996)
DSP Processor Fundamentals: Architectures and Features
-
-
Lapsley, P.D.1
Bier, J.C.2
Shoham, A.3
Lee, E.A.4
-
15
-
-
0032639034
-
Efficiency of microSIMD architectures and index-mapped data for media processors
-
San Jose, CA, USA, Jan. 28-29
-
R.B. Lee, "Efficiency of MicroSIMD Architectures and Index-Mapped Data for Media Processors," in Proc. of SPIE 'Media Processors 1999', San Jose, CA, USA, Jan. 28-29, 1999, vol. 3655, pp. 34-46.
-
(1999)
Proc. of SPIE 'Media Processors 1999'
, vol.3655
, pp. 34-46
-
-
Lee, R.B.1
-
17
-
-
0003471210
-
-
ISO/IEC JTC1/SC29/WG11 N3093, Maui, Dec.
-
S. Fukunaga, Y. Nakaya, S.H. Son, and T. Nagumo (Eds.), "MPEG-4 Video Verification Model Version 15.0," ISO/IEC JTC1/SC29/WG11 N3093, Maui, Dec. 1999.
-
(1999)
MPEG-4 Video Verification Model Version 15.0
-
-
Fukunaga, S.1
Nakaya, Y.2
Son, S.H.3
Nagumo, T.4
-
19
-
-
4444325625
-
Video coding for low bit rate communication
-
ITU-T H.263, International Telecommunication Union, May
-
ITU-T H.263, "Video Coding for Low Bit Rate Communication," Recommendation Draft, International Telecommunication Union, May 1996.
-
(1996)
Recommendation Draft
-
-
-
21
-
-
0033719224
-
Subword permutation instructions for two-dimensional multimedia processing in microSIMD architectures
-
Boston, MA, USA, July 10-12
-
R.B. Lee, "Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures," in Proc. IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors, Boston, MA, USA, July 10-12, 2000, pp. 3-14.
-
(2000)
Proc. IEEE Int. Conf. Application-specific Systems, Architectures, and Processors
, pp. 3-14
-
-
Lee, R.B.1
-
22
-
-
3142677267
-
Parallel memory access schemes for H.263 encoder
-
Geneva, Switzerland, May 28-31
-
J. Tanskanen, T. Sihvo, J. Niittylahti, J. Takala, and R. Creutzburg, "Parallel Memory Access Schemes for H.263 Encoder," in Proc. of the 2000 IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, May 28-31, 2000, vol. 1, pp. 691-694.
-
(2000)
Proc. of the 2000 IEEE International Symposium on Circuits and Systems
, vol.1
, pp. 691-694
-
-
Tanskanen, J.1
Sihvo, T.2
Niittylahti, J.3
Takala, J.4
Creutzburg, R.5
-
23
-
-
0029746428
-
High-performance crossbar interconnect for a VLIW video signal processor
-
Rochester, NY, U.S.A., Sept. 23-27
-
S. Dutta, K.J. O'Connor, and A. Wolfe, "High-Performance Crossbar Interconnect for a VLIW Video Signal Processor," in Proc. Ninth Annual IEEE Int. ASIC Conference and Exhibit, Rochester, NY, U.S.A., Sept. 23-27, 1996, pp. 45-49.
-
(1996)
Proc. Ninth Annual IEEE Int. ASIC Conference and Exhibit
, pp. 45-49
-
-
Dutta, S.1
O'Connor, K.J.2
Wolfe, A.3
-
24
-
-
0032136125
-
A design study of a 0.25-μm video signal processor
-
S. Dutta, K.J. O'Connor, W. Wolf, and A. Wolfe, "A Design Study of a 0.25-μm Video Signal Processor," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 4, 1998, pp. 501-519.
-
(1998)
IEEE Trans. Circuits Syst. Video Technol.
, vol.8
, Issue.4
, pp. 501-519
-
-
Dutta, S.1
O'Connor, K.J.2
Wolf, W.3
Wolfe, A.4
|