Architecture and applications of the HiPAR video signal processor

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 6, Issue 1, 1996, Pages 56-66

  Rönner, Karsten ^a   Kneip, Johannes ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; DATA TRANSFER; HIGH LEVEL LANGUAGES; IMAGE PROCESSING; MATHEMATICAL TRANSFORMATIONS; PARALLEL PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

CMOS TECHNOLOGY; HISTOGRAMMING; HOUGH TRANSFORM; VIDEO SIGNAL PROCESSOR;

VIDEO SIGNAL PROCESSING;

EID: 0030083495     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.486420     Document Type: Article

References (33)

1. J. C. Curlander and R. N. McDonough, "Synthetic aperture radar: Systems and signal processing," Wiley series in Remote Sensing. New York, NY: Wiley, 1991.
2. R. J. Offen, VLSI Image Processing. New York, NY: McGraw-Hill, 1985.
3. S. Bose, "A single chip multistandard video codec," in Proc. IEEE Hot Chips V, Stanford, CA, Aug. 1993.
4. B. Ackland et al., "A video codec chip set for multimedia applications," AT&T Tech. J., vol. 72, no. 1, pp. 50-66, Jan. 1993.
5. D. Bailey et al., "Programmable vision processor/controller for flexible implementation of current and future image compression standards," IEEE Micro, vol. 12, no. 5, Oct. 1992.
6. P. Pirsch, W. Gehrke, and R. Hoffer, "A hierarchical multiprocessor architecture for video coding applications," in Proc. ISCAS 93, Chicago, May 1993, pp. 1750-1753.
7. T. Nishilani et al., "Parallel video signal processor configuration based on overlap-save technique and its LSI processor element: VISP," J. VLSI Signal Processing, vol. 1, no. 1, pp. 25-34, Aug. 1989.
8. S. Evans et al., "A 1.2 GIP general purpose digital image processor," in Proc. IEEE 1994 Custom Integrated Circuits Conf., Los Alamos, IEEE Press, 1994, pp. 99-102.
9. K. Gaedke, H. Jeschke, and P. Pirsch, "A VLSI based MIMD architecture of a multiprocessor system for real-time video processing applications," J. VLSI Signal Processing, vol. 5, no. 2/3, pp. 159-170, Apr. 1993.
10. K. Guttag, R. J. Gove, and J. R. Van Aken, "A single chip multiprocessor for multimedia: The MVP," IEEE Comput. Graphics Applicat., vol. 12, no. 6, pp. 53-64, Nov. 1992.
11. K. Aono et al., "A video digital signal processor with a vector-pipeline architecture," IEEE J. Solid State Circuits, vol. 27, no. 12, pp. 1886-1894, Dec. 1992.
12. H. Veendrick et al., "A 1.5 GIPS video signal processor (VSP)," in Proc. IEEE 1994 Custom Integrated Circuits Conf., Los Alamos, IEEE Press, 1994, pp. 95-98.
13. A. H. M. van Roermund et al., "A general-purpose programmable video signal processor," IEEE Trans. Consumer Electron., pp. 249-257, Aug. 1989.
14. T. Minami et al., "A 300 MOPS video signal processor with parallel architecture," IEEE J. Solid State Circuits, vol. 26, no. 12, pp. 1868-1875, Dec. 1991.
15. H. Yamauchi et al., "Architecture and implementation of a highly parallel single chip video DSP," IEEE Trans. Circuits Systems Video Technol., vol. 2, no. 2, pp. 207-220, June 1992.
16. K. Konstantinides and V. Bhaskaran, "Monolithic architectures for image processing and compression," IEEE Comput. Graphics Applicat., vol. 12, no. 6, pp. 75-86, Nov. 1992.
17. CCITT Study Group XV: Recommendation H.261, Video Codec for Audiovisual Services at p x 64 kbit/s, Report R37, Geneva, July 1990.
18. D. J. LeGall, "The MPEG video compression algorithm," Signal Processing: Image Commun., no. 4, pp. 129-140, 1992.
19. S.-Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.
20. K. Balmer et al., "A single chip multimedia video processor," in Proc. IEEE 1994 Custom Integrated Circuits Conf., Los Alamos, IEEE Press, 1994, pp. 91-94.
21. D. I. Moldovan, Parallel Processing: From Applications to Systems. San Mateo, CA: Morgan Kaufmann, 1993.
22. P. Pirsch, "VLSI-architectures for digital video signal processing," in The State of the Art in Computer Systems and Software Engineering, P. Dewilde and J. Vandernelle, Eds. Amsterdam, The Netherlands: Kluwer, 1992, pp. 65-99.
23. J. A. Webb, "Steps toward architecture-independent image processing," Comput., vol. 25, no. 2. pp. 21-31, Feb. 1992.
24. H. Volkers, "Ein Beitrag zu Speicherarchitekturen programmierbarer Multiprozessoren der Bildverarbeitung," Dissertation, Institut für Theoretische Nachrichtentechnik und Informationsverarbeitung, Universität Hannover, Okt. 1992.
25. M. J. Flynn, "Very high speed computing systems," Proc. IEEE, vol. 54, no. 12, pp. 1901-1909, Dec. 1966.
26. T. Blank and J. R. Nickolls, "A Grimm collection of MIMD fairy tales," in 1992 IEEE 4th Symp. Frontiers Massively Parallel Computations, H. J. Siegel, Ed., IEEE Computer Society Press, Oct. 1992, pp. 448-456.
27. B. Parhami, "Panel assesses SIMD's future," IEEE Comput., vol. 28, no. 6, pp. 89-91, June 1995.
28. I. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufman.
29. N. Yamashita et al., "A 3.84 GIPS integrated memory array processor LSI with 64 processing elements and 2Mb SRAM," in Proc. 1994 IEEE Int. Solid-State Circuits Conf., pp. 260-261, 349.
30. J. Kneip, K. Rönner, and P. Pirsch, "A data path array with shared memory as core of a high performance DSP," in Proc. Int. Conf. Applicat. Specific Array Processors '94, Aug. 1994, pp. 271-282.
31. J. Torrellas, M. S. Lam, and J. L. Hennessy, "False sharing and spatial locality in multiprocessor caches," IEEE Trans. Comput., vol. 43, no. 6, June 1994.
32. MediaStation 5000: A Real-Time Multimedia Workstation for MPEG, JPEG and P X 64, Image Computing Systems Lab. Dept. of Electrical Engineering M/S FT-10, University of Washington, Seattle, 1994.
33. TMS32C080 Multimedia Video Processor (MVP), Technical Brief, Texas Instruments, 1994