ASIP architecture implementation of channel equalization algorithms for MIMO systems in WCDMA downlink

IEEE Vehicular Technology Conference

Volumn 60, Issue 3, 2004, Pages 1735-1739

  Radosavljevic, Predrag ^a   Cavallaro, Joseph R ^a   De Baynast, Alexandre ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS (ASIPS); CO-DESIGN FLOW; ITERATIVE CHANNEL; POWER DISSIPATION;

ALGORITHMS; CHANNEL CAPACITY; ENERGY DISSIPATION; FADING (RADIO); INTERSYMBOL INTERFERENCE; PROGRAM PROCESSORS; RECEIVING ANTENNAS; SYSTEMS ANALYSIS; WIRELESS TELECOMMUNICATION SYSTEMS;

CODE DIVISION MULTIPLE ACCESS;

EID: 17144429268     PISSN: 15502252     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. "1xEV-DV Evaluation Methodology (Rev.26)." Third Generation Partnership Project Two (3GPP2). May 2001.
2. J. Fonollosa, R. Gaspa, X. Mestre, A. Pages, M. Heikkila, J. Kermoal, L. Schumacher, A. Pollard, and J. Ylitalo, "The IST METRA project," IEEE Communications Magazine, vol. 40, pp. 78-86, July 2002.
3. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Custom-Instruction Synthesis for Extensible-Processor Platforms," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, pp. 216-228, February 2004.
4. K. Keutzer, S. Malik, and A. R. Newton, "From ASIC to ASIP: The Next Design Discontinuity." in IEEE International Conference on Computer Design, pp. 84-90, September 2002.
5. H. Corporaal, Microprocessor Architecture: From VLIW to TTA. John Wiley and Sons, 1997.
6. G. Golub and C. Van Loan, Matrix Computations. The Johns Hopkins University Press, 1991.
7. M. Heikkilla, K. Routsallainen, and J. Lilleberg, "Space-Time Equal-ization using Conjugate-Gradient Algorithm in WCDMA Downlink," in Personal, Indoor and Mobile Radio Communications, Sept. 2002.
8. A. de Baynast, P. Radosavljevic, and J. R. Cavallaro, "Chip Level LMMSE Equalization for Downlink MIMO CDMA in Fast Fading Environments," in IEEE Globecom, Dec. 2004.
9. P. Radosavljevic, "Channel Equalization Algorithms for MIMO Systems and ASIP Architectures," Master's thesis, Rice University, April 2004.
10. J. Heikkinen, J. Sertamo, T. Rautiainen, and J. Takala, "Design of Transport Triggered Architecture Processor for Discrete Cosine Transform," in 15th Annual IEEE International ASIC/SOC Conference, Sept. 2002.
11. L. Schumacher, J. Kermoal, and P. Mogensen, "I-METRA D2 Channel Characterisation." 3GPP I-METRA Project, Oct. 2002.
12. W. Wolf, "A Decade of Hardware/Software Codesign," IEEE Computer, vol. 36, pp. 38-43, April 2003.
13. "MOVEGen User's Manual." Tampere University of Technology, January 2004.
14. "Xilinx ISE Foundation [Online]." Available: http://www.xilinx.com/products.
15. "Leonardo Spectrum [Online]." Available: http://www.mentor.com/leonardospectrum.
16. "IC Station [Online]." Available: http://www.mentor.com/cicd/icstation.html.