Opportunities and challenges in asymmetric device implementation

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 229-232

  Buller, J F ^a   Vanbentum, R ^a   Cheek, J ^a   Ehrichs, E ^a   Horstmann, M ^a   Searles, S ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CARRIER MOBILITY; DIELECTRIC MATERIALS; ELECTRIC CURRENTS; GATES (TRANSISTOR); MICROPROCESSOR CHIPS; SEMICONDUCTOR DOPING; THRESHOLD VOLTAGE;

ASYMMETRIC DEVICE IMPLEMENTATION; GATE CURRENTS; GATE DIELECTRICS; GATE LENGTH;

CMOS INTEGRATED CIRCUITS;

EID: 17044390795     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. D. Sylvester, "New approaches to total power reduction including runtime leakage," University of Texas VLSI Seminar Series, March 01, 2004.
2. T. Ghani, et. al., "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors," IEDM Tech Dig, pp., December 2003.
3. T. Sanuki, et. al., "Scalability of strained silicon CMOSFET and high drive current enhancement in the 40nm gate length technology," IEDM Tech Dig, pp., December 2003.
4. J. Hoyt, H. Nayfeh, S. Eguchi, I. Aberg, G. Xia, T. Drake, E. Fitzgerald, and D. Antoniadis, "Strained silicon MOSFET technology," IEDM Tech Dig, pp., December 2002.
5. H. Shang, et. al., "High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric," IEDM Tech Dig, pp., December 2002.
6. C. Chui, H. Kim, D. Chi, B. Triplett, P. McIntyre, and K. Saraswat, "A sub-400C germanium MOSFET technology with high-k dielectric and metal gate," IEDM Tech Dig, pp., December 2002.
7. Y. Choi, L. Chang, P. Rnade, J. Lee, D. Ha, S. Balasubramanian, A. Agarwal, M. Ameen, T. King, and J. Bokor, 'TinFET process refinements for improved mobility and gate work function engineering," IEDM Tech Dig, pp., December 2002.
8. D. Hisamoto, 'FD/DG-SOI MOSFET - a viable approach to overcoming the device scaling limit," IEDM Tech Dig, pp., December 2001.
9. T. Hook, J. Brown, M. Breitwisch, D. Hoyniak, and R. Mann, "High-performance logic and high-gain analog CMOS transistors formed by shadow-mask technique with a single implant step, " IEEE Trans Elec. Dev., vol. 49, pp. 1623-1627, September 2002.
10. S.Sze, Physics of Semiconductor Devices, 2nd ed., New York: John Wiley & Sons, 1981, p. 441.
11. T. Feudel, "SDE Junction Engineering," unpublished.
12. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices, Cambridge, United Kingdom, Cambridge University Press, 1998, p300.
13. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, New York, John Wiley & Sons, 1977.