Energy and Peak-Current Per-Cycle Estimation at RTL

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 4, 2003, Pages 525-537

  Gupta, Subodh ^a   Najm, Farid N ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

Hamming distance; Low power design; Power consumption model; Switching activity; Very large scale integration (VLSI)

Indexed keywords

ENERGY DISSIPATION; SWITCHING; VECTORS; WAVEFORM ANALYSIS;

SWITCHING ACTIVITY;

VLSI CIRCUITS;

EID: 0141862194     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.800534     Document Type: Article

References (24)

1. F. N. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. VLSI Syst., vol. 2, pp. 446-455, Dec. 1994.
2. P. Landman, "High-level power estimation," in Proc. Int. Symp. Low-Power Electronics and Design, Monterey, CA, Aug. 12-14, 1996, pp. 29-35.
3. M. Nemani and F. N. Najm, "Toward a high-level power estimation capability," IEEE Trans. Computer-Aided Design, vol. 15, pp. 588-598, June 1996.
4. D. Marculescu, R. Marculescu, and M. Pedram, "Information theoretic measures of energy consumption at register transfer level," IEEE Trans. Computer-Aided Design, vol. 15, pp. 599-610, June 1996.
5. S. R. Powell and P. M. Chau, "Estimating power dissipation of VLSI signal processing chips: The PFA technique," VLSI Signal Processing IV, pp. 250-259, 1990.
6. P. E. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., vol. 3, pp. 173-187, June 1995.
7. H. Mehta, R. M. Owens, and M. J. Irwin, "Energy characterization based on clustering," in Proc. 33rd ACM/IEEE Design Automation Conf., June 1996. pp. 702-707.
8. A. Raghunathan, S. Dey, and N. K. Jha, "Register-transfer level estimation techniques for switching activity and power consumption," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1996, pp. 158-165.
9. Q. Qiu, Q. Wu, C.-S. Ding, and M. Pedram, "Cycle-accurate macromodels for RT-level power analysis," IEEE Trans. VLSI Syst., vol. 6, pp. 520-528, Dec. 1998.
10. A. Bogliolo and L. Benini, "Node sampling: A robust RTL power modeling approach," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1998, pp. 461-467.
11. F. N. Najm, "Transition density: A new measure of activity in digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 310-323, Feb. 1993.
12. S. Gupta and F. N. Najm, "Power macromodeling for high level power estimation," IEEE Trans. VLSI Syst., vol. 8, pp. 18-29, Feb. 2000.
13. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran," in IEEE Int. Symp. Circuits and Systems, June 1985, pp. 695-698.
14. M. Xakellis and F. N. Najm, "Statistical estimation of the switching activity in digital circuits," in Proc. 31st ACM/IEEE Design Automation Conf., June 1994, pp. 728-733.
15. G. Seber, Linear Regression Analysis. New York: Wiley, 1977.
16. Z. Chen and K. Roy, "A power macromodeling technique based on power sensitivity," in Proc. 35th ACM/IEEE Design Automation Conf., June 1998, pp. 678-683.
17. A. Bogliolo, L. Benini, and G. D. Micheli, "Characterization-free behavioral power modeling," Design Automation Test Eur. (DATE), pp. 767-773, Feb. 1998.
18. S. Gupta and F. N. Najm, "Analytical model for high level power modeling of combinational and sequential circuit," in Proc. IEEE Alessandro Volta Memorial Int. Workshop on Low-Power Design, Como, Italy, Mar. 4-5, 1999.
19. Z. Chen and K. Roy, "Estimation of power sensitivity in sequential circuits with power macromodeling application," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1998, pp. 468-472.
20. S. Even, Graph Algorithms. Rockville. MD: Computer Science., 1979.
21. L. Ljung, System Identification: Theory for the User. Englewood Cliffs, NJ: Prentice-Hall, 1987.
22. H. Kriplani, F. N. Najm, and I. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution," IEEE Trans. Computer-Aided Design, vol. 14, pp. 998-1012, Aug. 1995.
23. S. Neter and W. Wasserman, Applied Linear Statistical Models. Homewood, IL: Richard D. Irwin, 1974.
24. S. Gupta and F. N. Najm, "Energy-per-cycle estimation at RTL," in IEEE Int. Symp. Low-Power Electronics and Design, San Diego, CA, Aug. 16-17, 1999, pp. 121-126.