Designing a reorder buffer in bluespec

Proceedings - 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'04

Volumn , Issue , 2004, Pages 93-102

  Dave, Nirav ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLUESPEC COMPLIERS; SUPERSCALAR PROCESSOR; VLSI CHIPS;

COMPUTER AIDED DESIGN; HIGH LEVEL LANGUAGES; MICROPROCESSOR CHIPS; PERFORMANCE; PROGRAM COMPILERS; PROGRAM PROCESSORS; VLSI CIRCUITS;

RECORDING INSTRUMENTS;

EID: 28344449338     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Arvind and X. Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE, Micro Special Issue on Modelling and Validation of Micro-processors Vol. 19(3): pp. 36-46, 1999.
2. A. Benvensitee, P. Capsi, S. A. Edwards, N. Halbalbwachs, P. Le Guernic, and R. de Simone. The Synchronous Languages 12 Years Later. Proceedings of the IEEE, 91 (1). 64-93.
3. D. L. Dill, The Murphi Cerification System, in Proceedings of the International Conference on Computer-Aided Design, Springer-Verlag, 1996.
4. D. D. Gajski, High Level Synthesis: Introduction to Chip and System Design, Kluwer Academic, Boston, 1992.
5. S. Gupta, N. D. Dutt, R. K. Gupta, and A. Nicolau, SPARK "A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations", in International Conference of VLSI Design, (2003).
6. G. Hajjiyiannis, S. Hanono, and S. Devadas ISDL: An Instruction Set Description Language For Retargetability, in Proceedings of the 34th Design Automation Conference (DAC), (1997), 299-302.
7. J. C. Hoe, Operation-Centric Hardware Description and Synthesis, in Dept. of Electrical Engineering and Computer Science: Massachusetts Institute of Technology, 2000, p. 139.
8. J. C. Hoe, and Arvind, Synthesis of Operation-Centric Hardware Descriptions, presented at IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2000.
9. J. Plosila, and K. Sere, Action Systems in Pipelined Processor Design, in Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, (1997), 156-166.
10. O. Schliebusch, A. Hoffman, A. Nohl, G. Braun, and H. Mayr, Architecture Implementation Using the Machine Description Language LISA, in Proceedings 7th Asia and South Pacific Design Automation Conference (ASP-DAC), (2002), 156-166.
11. J. Straunstrup, and M. R. Greenstreet, From High-Level Descriptions to VLSI Circuits, BIT, 28 (3). 620-638.