Active mode leakage reduction using fine-grained forward body biasing strategy

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 150-155

  Khandelwal, Vishal ^a   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Forward Body Biasing; Leakage Power Optimization; Standard Cell Design

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ENERGY UTILIZATION; OPTIMIZATION; STANDBY POWER SYSTEMS; SWITCHING; THRESHOLD VOLTAGE;

FORWARD BODY BIASING (FBB); LEAKAGE POWER OPTIMIZATION; LEAKAGE REDUCTION; STANDARD CELL DESIGN;

LEAKAGE CURRENTS;

EID: 16244367447     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013277     Document Type: Conference Paper

References (14)

1. A. Caldwell et al. "Can Recursive Bisection Alone Produce Routable Placements?". In Proc. of DAC, 2000.
2. A. J. Bhavnagarwala et al. "Dynamic-Threshold CMOS SRAM Cells for Fast, Portable Applications". In ASIC/SOC Conference, pages 359-363, 2000.
3. A. Sedra and K. Smith. "Microelectronic Circuits". Oxford University Press, 1997.
4. Ali Keshavarzi et al. "Forward body Bias for Microprocessors in 130nm Technology Generation and Beyond". In VLSI Circuits Symp., pages 312-315, 2002.
5. C. H. Kim et al. "Dynamic Vt SRAM: a Leakage Tolerant Cache Memory for Low Voltage Microprocessors". In ISLPED, pages 251-254, 2002.
6. Chris H. Kim et al. "A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations". In Proceedings of ISLPED, August 2003.
7. D. Hochbaum and J. Shanthikumar. "Convex Separable Optimization is not much harder than Linear Optimization". In Journal of the ACM, vol. 37, no. 4, 1974.
8. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A.L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis, Memorandum no. UCB/ERL M92/41, Department of EECS. UC Berkeley, May 1992.
9. H. Kawaguchi et al. "Dynamic Leakage Cut-Off Scheme for Low-Voltage SRAM's". In VLSI Circuits Symp., pages 140-141, 1998.
10. R. Gu and M. Elmasry. "Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits". In IEEE JSSC, May 1996.
11. S. Mukhopadhyay and K. Roy. "Modeling and Estimation of Total Leakage Current in Nano-scaled CMOS Devices Considering the Effect of Parameter Variation". In Procs of ISLPED 2003, Aug. 2003.
12. S. Narendra et al. "1.1V 1GHz Communications Router with On-Chip Body Bias in 150nm CMOS". In ISSCC, 2002.
13. T. Sakurai and A.R. Newton. "A Simple MOSFET Model for Circuit Analysis". In IEEE Transactions on Electron Devices, April 1991.
14. Y. Taur et al. "25 nm CMOS Design Considerations". In IEDM, pages 789-792, 1998.