Bridging clock domains by synchronizing the mice in the mousetrap

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2799, Issue , 2003, Pages 141-150

  Kessels, Joep ^a   Peeters, Ad ^a   Kim, Suk Jin ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b Gwangju Institute of Science and Technology (GIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; DESIGN; ECONOMIC AND SOCIAL EFFECTS; OUTAGES; SYNCHRONIZATION;

BUFFER SIZES; CLOCK DOMAINS; FIRST-IN-FIRST-OUT BUFFER; GLOBALLY ASYNCHRONOUS , LOCALLY SYNCHRONOUS; INPUT AND OUTPUTS; LOW LATENCY; METASTABILITIES; SYSTEM LEVELS;

BRIDGES;

EID: 14844317124     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39762-5_16     Document Type: Article

References (12)

1. Kees van Berkel, Ferry Huberts, and Ad Peeters. Stretching quasi delay insensitivity by means of extended isochronic forks. In Asynchronous Design Methodologies, pages 99-106. IEEE Computer Society Press, May 1995.
2. Daniel M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University, October 1984.
3. Tiberiu Chelcea and Steven M. Nowick. Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In Proc. ACM/IEEE Design Automation Conference, June 2001.
4. William J. Dally and John W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.
5. Joep Kessels, Ad Peeters, Paul Wielage, and Suk-Jin Kim. Clock synchronization through handshake signalling. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 59-68, April 2002.
6. Alain J. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. A. R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, pages 1-64. Addison-Wesley, 1990.
7. Jens Muttersbach. Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems. PhD thesis, ETH, Zürich, 2001.
8. Miroslav Pečhouček. Anomalous response times of input synchronizers. IEEE Transactions on Computers, 25(2):133-139, February 1976.
9. Charles L. Seitz. System timing. In Carver A. Mead and Lynn A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
10. Jakov N. Seizovic. Pipeline synchronization. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 87-96, November 1994.
11. Montek Singh and Steven M. Nowick. MOUSETRAP: Ultra-high-speed transition-signaling asynchronous pipelines. In Proc. International Conf. Computer Design (ICCD), pages 9-17, November 2001.
12. Kenneth Y. Yun and A. E. Dooply. Pausible clocking-based heterogeneous systems. IEEE Transactions on VLSI Systems, 7(4):482-488, December 1999.