Novel and Robust Silicon Controlled Rectifier (SCR) based devices for On-Chip ESD protection

Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA

Volumn , Issue , 2004, Pages 75-80

  Salcedo, J A ^a   Liou, J J ^a   Bernier, J C ^b  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

^b INTERSIL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIODES; ELECTROCHEMISTRY; ELECTROSTATICS; MICROPROCESSOR CHIPS; OPTIMIZATION; RELIABILITY; ROBUSTNESS (CONTROL SYSTEMS); SILICON; VOLTAGE CONTROL;

ELECTROSTATIC DISCHARGE (ESD); JUNCTION DIODES; SILICON CONTROLLED RECTIFIERS (SCR); TRIGGER VOLTAGE;

ELECTRIC RECTIFIERS;

EID: 14844331453     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. A. Chatterjee and T. Polgreen, "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads", IEEE Electron Device Letters, vol. 12, pp. 21-22 Jan. 1991.
2. A. Z. H. Wang and C.-H. Tsay, "On a Dual-Polarity On-Chip Electrostatic Discharge Protection Structure", IEEE Trans. Electron Devices, vol. 48, pp. 978-984, May 2001.
3. M.-D. Ker and H.-H. Chang, "Cascode LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger", Solid-State Electronics, vol. 44, pp. 425-445, 2000.
4. J. A. Salcedo, J. J. Liou, J. C. Bernier, and D. K. Whitney, "On-Chip structure for electrostatic discharge (ESD) protection", US Patent filed Jan. 2004.
5. V. Vashchenko, A. Concannon, M. Ter Beek and P. Hopper, "LVTSCR structure for latch-up free ESD protection of BiCMOS RF circuits", Microelectronics Reliability, vol. 43, pp. 61-69, 2003.
6. J. W. Swonger, "High voltage Protection Circuits", US Patent 5,663,860, Sep. 1997.
7. C. Diaz, G. Motley, "Bi-Modal triggering for LVTSCR ESD protection devices", Journal of Electrostatic, vol. 36, pp. 3-17, Nov. 1995.
8. M.-D. Ker, C.-H. Chuang, "Stacked N-MOS silicon-controlled rectifier for ESD protection in high/low-voltage-tolerant I/O interface", IEEE Electron Device Letters, vol. 23, pp. 363-365, June 2002.
9. M.-D. Ker, T.-Y. Cheng, C.-Y. Wu, "Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits", Solid-State Electronics, vol. 46, pp. 721-734, May 2002