Extended dynamic voltage scaling for low power design

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2004, Pages 389-394

  Zhai, Bo ^a   Blaauw, David ^a   Sylvester, Dennis ^a   Flautner, Krisztian ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING (DVS); NOISE-SENSITIVE CIRCUITS; SPICE SIMULATIONS; SUBTHRESHOLD CURRENTS;

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC INVERTERS; ENERGY EFFICIENCY; ENERGY UTILIZATION; LEAKAGE CURRENTS; MATHEMATICAL MODELS; MOSFET DEVICES; POWER ELECTRONICS; SCHEDULING; THRESHOLD VOLTAGE;

VOLTAGE MEASUREMENT;

EID: 14844312056     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. Transmeta Crusoe. http://www.transmeta.com/
2. Intel XScale. http://www.intel.com/design/intelxscale/
3. IBM PowerPC. http://www.chips.ibm.com/products/powerpc/
4. K. Flautner, S. Reinhardt, and T. Mudge, "Automatic Performance Setting for Dynamic Voltage Scaling," In Proc. of the 7th Annual International Conference on Mobile Computing and Networking (MobiCom'01), May 2001.
5. T. Sakurai and A. Newton, "Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and other Formulas",IEEE JSSCC, Vol. 25, No. 2, April 1990.
6. M. Miyazaki, J. Kao, A. Chandrakasan, "A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Bias (ASB) Architecture", ISSCC 2002, pp. 58-59.
7. A. Wang, A. Chandrakasan, "A 180mV FFT Processor Using Subthreshold Circuits Techniques", ISSCC 2004, pp. 292-294.
8. K. Flautner and T. Mudge, "Vertigo: automatic performance-setting for Linux," In 5th Symp. Operating Systems Design & Implementation, pp. 105-116, Dec 2002.
9. J. D. Meindl and J. A. Davis, "The fundamental limit on binary switching energy for terascale integration (TSI)," IEEE JSSCC, vol. 35, pp. 1515-1516, Oct. 2000.
10. F. Møller, "Algorithm and architecture of a 1-V low-power hearing instrument DSP", ISLPED, pp. 711, Aug. 1999
11. BSIM3. http://www-device.eecs.berkeley.edu/~bsim3/get.html
12. J. Rabaey, "Digital Integrated Circuits: A Design Perspective", Prentice Hall, 1996.
13. H. Soeleman, K. Roy, "Digital CMOS logic operation in the sub-threshold region", in GVLSI, pp. 107-112, March 2000.
14. A. Wang, A.P. Chandrakasan and S.V. Kosonocky, "Optimal supply and threshold scaling for subthreshold CMOS circuits," IEEE Symposium on VLSI, pp. 5-9, April 2002
15. D. Hodges and H. Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, 1988
16. "Energy Efficient Microprocessor Design", T. Burd and R. Brodersen, Kluwer Academic Publishers
17. K. Nowka, G. Carpenter, et al, "A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling", JSSCC, pp. 1441-1447, vol. 37, Nov. 2002
18. J. Tschanz, S. Narendra, Y. Ye, et al, "Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors", JSSCC, pp.1838-1845, vol. 38, Nov. 2003
19. S. Kim, S. Kosonocky, D. Knebel, "Understanding and Minimizing Groudn Bounce during Mode Transition of Power Gating Structures", ISLPED pp. 22-25, Aug. 2003.
20. R. Erickson and D. Maksimovic, "High Efficiency DC-DC Converters for Battery-Operated Systems with Energy Management," Worldwide Wireless Communications, Annual Reviews on Telecommunications, 1995.
21. A. Dancy and A. Chandrakasan, "Techniques for aggressive supply voltage scaling and efficient regulation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1997, pp. 579-586
22. J. Kim and M. A. Horowitz, "An Efficient Digital Sliding Controller for Adaptive Power-Supply Regulation," in JSSCC, May 2002, vol. 37, pp. 639-647