Teaching digital noise and noise margin issues in engineering education

IEEE Transactions on Education

Volumn 48, Issue 1, 2005, Pages 162-168

  Yuan, Jiann S ^a   Yang, Li ^a,b  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

^b Chrontel Inc   (United States)

Author keywords

Average noise threshold energy (ANTE); Noise immunity curve (NIC); Noise margin; Signal integrity

Indexed keywords

CURRICULA; ELECTRONICS ENGINEERING; SPURIOUS SIGNAL NOISE; TEACHING;

AVERAGE NOISE THRESHOLD ENERGY; DIGITAL NOISE; NOISE IMMUNITY CURVE; NOISE MARGIN; SIGNAL INTEGRITY;

ENGINEERING EDUCATION;

EID: 14644430967     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/TE.2004.837042     Document Type: Article

References (16)

1. K. L. Shepard, "Design methodologies for noise in digital integrated circuits," in Proc. Design Automation Conf., Jun. 1998, pp. 94-99.
2. C. F. Hill, "Noise margin and noise immunity of logic circuits," Microelectronics, vol. 1, pp. 16-21, Apr. 1968.
3. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, 2nd ed. Reading, MA: Addison-Wesley, 1992.
4. J. P. Uyemura, CMOS Logic Circuit Design. Norwell, MA: Kluwer, 1999.
5. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996.
6. J. P. Uyemura, Introduction to VLSI Circuit and Systems. New York: Wiley, 2002.
7. J. R. Hauser, "Noise margin criteria for digital logic circuits," IEEE Trans. Educ., vol. 36, no. 4, pp. 363-368, Nov. 1993.
8. J. Lohstroh, "Static and dynamic noise margins of logic circuits," IEEE J. Solid-State Circuits, vol. SC-14, no. 3, pp. 591-598, Jun. 1979.
9. F. Caignet, S. Delmas-Bendhia, and E. Sicard, "The challenge of signal integrity in deep-submicrometer CMOS technology," Proc. IEEE, vol. 89, pp. 556-573, Apr. 2001.
10. L. Yang and J. S. Yuan, "Analyzing internal-switching induced simultaneous switching noise," in IEEE Int. Symp. Quality Electronic Design, Mar. 2003, pp. 410-415.
11. J. Lohstroh, E. Seevinck, and J. DeGroot, "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 803-806, Dec. 1983.
12. S. I. Long and S. E. Butner, Gallium Arsenide Digital Integrated Circuit Design. New York: McGraw-Hill, 1990.
13. G. A. Katopis, "Methodology and computer aids for the noise tolerance of ECL logic gates," in Proc. 12th Asilomar Conf. Circuits, Systems & Computers, 1979, pp. 500-505.
14. J. M. Zurada, Y. S. Joo, and S. V. Bell, "Dynamic noise margins of MOS logic gates," in Int. Symp. Circuit Systems, May 1989, pp. 1153-1156.
15. D. Somasekhar, S. H. Choi, and K. Roy, "Dynamic noise analysis in precharge-evaluate circuits," in Proc. Design Automation Conf., Jun. 2000, pp. 243-246.
16. L. Wang and N. R. Shanbhag, "Noise-tolerant dynamic circuit design," in Proc. IEEE Int. Symp. Circuits Systems, May/Jun. 1999, pp. 549-552.