메뉴 건너뛰기




Volumn , Issue , 2004, Pages 248-253

Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic

Author keywords

Configware; Dynamic Programming; Morphware; Reconfigurable Systolic Arrays; Rewriting logic; Term Rewriting Systems (TRS)

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; FAST FOURIER TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS; FORMAL LOGIC; MATHEMATICAL MODELS; QUERY LANGUAGES; RAPID PROTOTYPING;

EID: 14244261893     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (6)

References (26)
  • 1
    • 14244260091 scopus 로고    scopus 로고
    • Acessed in 2004
    • Altera® Corporation. Quartus II User Guide. Available at http://www.altera.com. Acessed in 2004.
    • Quartus II User Guide
  • 2
    • 0345103140 scopus 로고    scopus 로고
    • Using term rewriting systems to design and verify processors
    • Arvind and X. Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE Micro 19(3):36-46, 1999.
    • (1999) IEEE Micro , vol.19 , Issue.3 , pp. 36-46
    • Arvind1    Shen, X.2
  • 15
    • 84949219848 scopus 로고    scopus 로고
    • Mechanizing verification of arithmetic circuits: SRT division
    • LNCS, Springer-Verlag
    • th FSTTCS, LNCS, Vol. 1346, pages 103-122, Springer-Verlag, 1997.
    • (1997) th FSTTCS , vol.1346 , pp. 103-122
    • Kapur, D.1    Subramaniam, M.2
  • 16
    • 84896692972 scopus 로고    scopus 로고
    • Using and induction prover for verifying arithmetic circuits
    • Springer Verlag
    • D. Kapur and M. Subramaniam. Using and Induction Prover for Verifying Arithmetic Circuits. Journal of Software Tools for Technology Transfer, 3(1):32-65, Springer Verlag, 2000.
    • (2000) Journal of Software Tools for Technology Transfer , vol.3 , Issue.1 , pp. 32-65
    • Kapur, D.1    Subramaniam, M.2
  • 17
    • 0002842254 scopus 로고
    • Systolic arrays for VLSI
    • Soc. for Industrial and App. Math.
    • H.T. Rung, C. E. Leiserson, Systolic Arrays for VLSI; Sparse Matrix Proc., Soc. for Industrial and App. Math., 256-282, 1979.
    • (1979) Sparse Matrix Proc. , pp. 256-282
    • Rung, H.T.1    Leiserson, C.E.2
  • 22
    • 14244266073 scopus 로고    scopus 로고
    • Executable computational logics: Combining formal methods and programming language based system design
    • IEEE CS
    • J. Messeguer, Executable Computational Logics: Combining Formal Methods and Programming Language Based System Design, Proc. First Int. Conf. on Formal Methods and Models for Co-design, IEEE CS, 2003.
    • (2003) Proc. First Int. Conf. on Formal Methods and Models for Co-design
    • Messeguer, J.1
  • 24
    • 0019887799 scopus 로고
    • Identification of common molecular subsequences
    • T. F. Smith and M.S. Waterman, Identification of Common Molecular Subsequences. J. of Mol. Biology, 147:195-197, 1981.
    • (1981) J. of Mol. Biology , vol.147 , pp. 195-197
    • Smith, T.F.1    Waterman, M.S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.