A high-performance very low-voltage current sense amplifier for nonvolatile memories

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 2, 2005, Pages 507-513

  Conte, Antonino ^a   Giudice, Gianbattista Lo ^a   Palumbo, Gaetano ^b   Signorello, Alfredo ^a  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF CATANIA   (Italy)

Author keywords

Current mode; EEPROM; Low voltage; Non volatile memory; Sense amplifier; Smart card

Indexed keywords

ELECTRIC POWER UTILIZATION; FLASH MEMORY; MICROELECTRONICS; NONVOLATILE STORAGE; PERSONAL COMPUTERS; POWER AMPLIFIERS; SMART CARDS;

CURRENT MODE; EEPROM; LOW VOLTAGE; SENSE AMPLIFIERS;

ELECTRIC POTENTIAL;

EID: 13444282354     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.840985     Document Type: Article

References (24)

1. A. Sharma, Semiconductor Memories. New York: IEEE Press, 1997.
2. P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Flash Memories. Boston, MA: Kluwer, 1999.
3. T. Haraszti, CMOS Memory Circuits. Boston, MA: Kluwer, 2001.
4. A. Matsuzawa, "Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 470-486, Apr. 1994.
5. A. Chandrakasana and R. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
6. A. Bellaouar and M. Elmasry, Low-Power Digital VLSI Design Circuits and Systems. Boston, MA: Kluwer, 1995.
7. A. Chandrakasan and R. Brodersen, Low Power Digital CMOS Design. Boston, MA: Kluwer, 1995.
8. J. Rabaey and M. Pedram, low Power Design Methodologies. Boston, MA: Kluwer, 1996.
9. E. Sanchez-Sinencio and A. Andreou, Eds., Low-Voltage/Low-Power Integrated Circuits and Systems. New York: IEEE Press, 1999.
10. J. Kuo and J. Luo, Low-Voltage CMOS VLSI Circuits. New York: Wiley Interscience, 1999.
11. V. Oklobdzija, Ed., High-Performance System Design (Circuits and Logic). New York: IEEE Press, 1999.
12. K. Roy and S. Prasad, Low-Power CMOS VLSI Circuit Design. New York: Wiley Interscience, 2000.
13. 2 1,8-V-only 16-Mb DINOR flash memory with gate-protected-poly-diode (GPPD) charge pump," IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1551-1554, Nov. 1999.
14. N. Otsuka and M. Horowitz, "Circuit techniques for 1.5-V power supply flash memory," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1217-1230, Aug. 1997.
15. T. Tanzawa, Y. Takano, T. Taura, and S. Atsumi, "Design of a sense circuit for low-voltage flash memories," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1415-1421, Oct. 2000.
16. S. Atsumi et, al., "A channel-erasing 1.8-V-only 32-Mb NOR flash EEPROM with bitline direct sensing scheme," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1648-1653, Nov. 2000.
17. T. Tanzawa, Y. Tanaka, K. Takeuchi, and H. Nakamura, "Circuit techniques for a 1.8-V-only NAND flash memory," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 84-89, Jan. 2002.
18. W. Rankl and W. Effing, Smart Card Handbook, 2nd ed. New York: Wiley, 2000.
19. P. Rakers, L. Connell, T. Collins, and D. Russell, "Secure contactless smartcard ASIC with PDA protection," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 559-565, Mar. 2001.
20. A. Abrial, J. Bouvier, M. Renaudin, P. Senn, and P. Vivet, "A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1101-1106, Jul. 2001.
21. R. Micheloni, M. Crippa, M. Sangalli, and G. Campardo, "The flash memory read path: Building blocks and critical aspects," Proc. IEEE, vol. 91, no. 4, pp. 537-553, Apr. 2003.
22. D. Freitas and K. Current, "CMOS current comparator circuit," Electron. Lett., vol. 19, no. 17, pp. 695-697, Aug. 1983.
23. G. Palmisano and G. Palumbo, "High performance CMOS current comparator design," IEEE Trans. Circuits Syst. II, vol. 43, no. 12, pp. 785-790, Dec. 1996.
24. G. Palmisano, G. Palumbo, and R. Salerno, "1.5-V high-drive capability CMOS opamp," IEEE J. Solid-State Circuits, vol. 34, no. 2, pp. 248-252, Feb. 1999.