The Search for a Practical Iterative Detector for Magnetic Recording

IEEE Transactions on Magnetics

Volumn 40, Issue 1 II, 2004, Pages 213-218

  Lynch, Rob ^a   Kurtas, Erozan M ^a   Kuznetsov, Alex ^a   Yeo, Engling ^b   Nikolić, Borivoje ^b  

^a SEAGATE TECHNOLOGY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Implementation complexity; Iterative detection; Magnetic recording; Turbo codes

Indexed keywords

ALGORITHMS; BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; COSTS; DECODING; HARDWARE; ITERATIVE METHODS; PERFORMANCE; SHIFT REGISTERS; SIGNAL DETECTION; SIGNAL TO NOISE RATIO; TURBO CODES;

IMPLEMENTATION COMPLEXITY; ITERATIVE DETECTION; TURBO PRODUCT CODE (TPC);

MAGNETIC RECORDING;

EID: 1342329383     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2003.821194     Document Type: Article

References (24)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo codes," in IEEE Int. Conf. Communications, Conf. Record, vol. 2, Geneva, Switzerland, May 23-26, 1993, pp. 1064-1070.
2. Z. Wu, Coding and Iterative Detection for Magnetic Recording Channels. Norwell, MA: Kluwer, 2000.
3. N. Nazari, "A 500 Mb/s disk drive read channel in 0.25 μm CMOS incorporating programmable noise predictive Viterbi detection and trellis coding," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 78-79.
4. S. Sutardja, "360 Mb/s (400 MHz) 1.1 W 0.35 μm CMOS PRML read channels with 6 burst 8-20x over-sampling digital servo," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1999, pp. 40-41.
5. 2PRML digital read/ write channel IC," in 1999 Int. Solid-Stale Circuits Conf., ISSCC'99 Dig. Tech. Papers, San Francisco, CA, Feb. 15-17, 1999, pp. 36-37.
6. M. Leung et al., "A 300 Mb/s BiCMOS EPR4 read channel for magnetic hard disks," in 1998 Int. Solid-State Circuits Conf., Dig. Tech. Papers, San Francisco, CA, Feb. 5-7, 1998, pp. 378-379.
7. M. Demicheli et al., "A 450 Mbit/s EPR4 PRML read/write channel," in Proc. 1999 IEEE Custom Integrated Circuits Conf., San Diego, CA, May 16-19, 1999, pp. 317-320.
8. H. Thapar et al., "Hard disk drive read channels: technology and trends," in Proc. 1999 IEEE Custom Integrated Circuits Conf., San Diego, CA, May 16-19, 1999, pp. 309-316.
9. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 2003.
10. H. Samueli, "The broadband revolution," IEEE Micro, vol. 20, pp. 16-26, Mar.-Apr. 2000.
11. W. E. Ryan, "Performance of high rate turbo codes on a PR4-equalized magnetic recording channel," in IEEE Int. Conf. Communications, Conf. Record, vol. 2, June 7-11, 1998, pp. 947-951.
12. E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, "VLSI architectures for iterative decoders in magnetic recording channels," IEEE Trans. Magn., vol. 37, pp. 748-755, Mar 2001.
13. J. Fan, A. Friedmann, E. Kurtas, and S. W. McLaughlin. "Low density parity check codes for partial response channels," in Allerton Conf. Communications, Control and Computing, Urbana, IL, Oct. 1999.
14. B. Vasic, E. Kurtas, and A. Kuznetsov, "LDPC codes based on mutually orthogonal Latin rectangles and their application in perpendicular magnetic recording," IEEE Trans. Magn., pt 1, vol. 38, pp. 2346-2348, Sept. 2002.
15. J. Li, K. R. Narayanan, E. Kurtas, and C. N. Georghiades, "On the performance of the high-rate TPC/SPC and LDPC codes over partial response channels," IEEE Trans. Commun., vol. 50, pp. 723-735, May 2002.
16. R. D. Cideciyan, J. D. Coker, E. Eleftheriou, and R. L. Galbraith, "Noise predictive maximum likelihood detection combined with parity-based post-processing," IEEE Trans. Magn., vol. 37, pp. 714-720, Mar. 2001.
17. H. Sawaguchi, S. Mita, and J. Wolf, "A concatenated coding technique for partial response channels," IEEE Trans. Magn., vol. 37, pp. 695-703, Mar. 2001.
18. R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.
19. D. J. C. MacKay and M. S. Postol, "Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes," Electronic Notes in Theoretical Computer Science, vol. 74, 2003.
20. E. Yeo, S. Augsburger, W. R. Davis, and B. Nikolic, "A 500 Mb/s soft output Viterbi decoder," IEEE J. Solid-State Circuits, vol. 38, pp. 1234-1243, July 2003.
21. G. Fettweis, R. Karabed, P. H. Siegel, and H. K. Thapar, "Reduced-complexity Viterbi detector architectures for partial response signaling," in Proc. IEEE Global Telecommunications Conf., Singapore, Nov. 13-17, 1995, pp. 559-563.
22. P. Black and T. Meng, "A 140 MB/s 32-state radix-4 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 27, pp. 1877-1885, Dec. 1992.
23. E. Yeo, B. Nikolic, and V. Anantharam, "Iterative decoder architectures," IEEE Commun. Mag., vol. 41, pp. 132-140. Aug. 2003.
24. A. Blanksby and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol. 37, pp. 404-412, Mar. 2002.