Cross talk driven placement

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 735-740

  Lou, Jinan ^a   Chen, Wei ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUSBARS; CAPACITANCE; COMPUTER AIDED DESIGN; DESIGN;

CONGESTION-AWARE; COUPLING CAPACITANCE; ELECTRONIC SYSTEMS; PERFORMANCE AND RELIABILITIES; PLACEMENT ALGORITHM; PROBABILISTIC TECHNIQUE; PROCESS GEOMETRIES; SIGNAL INTEGRITY;

CROSSTALK;

EID: 1342297497     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195117     Document Type: Conference Paper

References (10)

1. C. Alper, A. Devgan, and S. Qual, "Buffer Insertion for Noise and Delay Optimization", IEEE Transactions on Computer Aided Design, Vol. 18, No. 11, 1999
2. U. Brenner and A. Rohe, "An Effective Congestion Driven Placement Framework", Proceedings of International Symposium on Physical Design (ISPD), pp.6-11, 2002
3. J. Cong, D. Pan, and P. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization", Proceedings of the Asian and South Pacific Design Automation Conference (ASP-DAC), pp. 373-378, 2001
4. A. Kahng, S Muddu and E. Sarto, "Interconnect Optimization Strategies for High-Performance VLSI Designs", Proceedings of the International Conference on VLSI Design, pp. 464-469, 1999
5. J. M. Kleinhans, S. Sigl, F. M. Johannes and K. J. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Transactions on Computer Aided Design, Vol. 10, No. 3, pp. 356-365, 1991
6. J. Lou, S. Thakur, S. Krishnamoorthy and H. S. Sheng, "Estimating Routing Congestion using Probabilistic Analysis", IEEE Transactions on Computer-Aided Design, Vol. 21, No. 1, pp. 32-41, 2002
7. A. Papoulis, "Probability Random Variables, and Stochastic Processes", McGraw Hill, 2001
8. T. Sakurai, "Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's", IEEE Transactions on Electron Devices, Vol. 40, No.1, pp. 118-124, 1993
9. A. Vittal, and M. M-Sadowska, "Crosstalk Reduction for VLSI", IEEE Transactions on Computer-Aided Design, Vol. 16, No. 3, 1997
10. M. Wang and M. Sarrafzadeh, "On the Behavior of Congestion Minimization During Placement", Proceedings of the International Symposium on Physical Design, pp. 145-150, 1999