|
Volumn , Issue , 2004, Pages 192-194
|
Source/drain-doping engineering for optimal nanoscale FinFET design
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
ELECTRIC CURRENTS;
ELECTRIC FIELDS;
ELECTRIC POTENTIAL;
GAUSSIAN NOISE (ELECTRONIC);
MATHEMATICAL MODELS;
OPTIMIZATION;
SEMICONDUCTOR DOPING;
DOUBLE-GATE (DG) DEVICES;
FIN-THICKNESS;
SHORT CHANNEL EFFECTS (SCE);
ULTRA-THIN SILICON BODY (UTB);
FIELD EFFECT TRANSISTORS;
|
EID: 13344249864
PISSN: 1078621X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (30)
|
References (10)
|