|
Volumn 812, Issue , 2004, Pages 373-378
|
Fatal void size comparisons in via-below and via-above Cu dual-damascene interconnects
a b,c a a,b d b b |
Author keywords
[No Author keywords available]
|
Indexed keywords
CATHODES;
COMPUTER SIMULATION;
COPPER;
CURRENT DENSITY;
ELECTROMIGRATION;
FAILURE ANALYSIS;
ION BEAMS;
MATHEMATICAL MODELS;
NUCLEATION;
SCANNING ELECTRON MICROSCOPY;
TENSILE STRESS;
FAILURE MECHANISMS;
SHORTEST-TIMES-TO-FAILURE (STTF);
VOID GROWTH;
VOID SIZE;
INTERCONNECTION NETWORKS;
|
EID: 12844284528
PISSN: 02729172
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1557/proc-812-f7.6 Document Type: Conference Paper |
Times cited : (9)
|
References (11)
|