|
Volumn 49, Issue 3, 2005, Pages 329-341
|
On the optimization and design of SiGe HBT cascode low-noise amplifiers
|
Author keywords
Cascode; Input third order intercept point (IIP3); LNA; Noise figure; SiGe HBTs; Volterra series
|
Indexed keywords
CAPACITANCE;
COMPUTER SIMULATION;
ELECTRIC NETWORK TOPOLOGY;
HETEROJUNCTION BIPOLAR TRANSISTORS;
SEMICONDUCTING SILICON;
SIGNAL DISTORTION;
SPURIOUS SIGNAL NOISE;
INPUT THIRD-ORDER INTERCEPT POINT (IIP3);
LOW-NOISE AMPLIFIERS (LNA);
NOISE FIGURE;
SIGE;
VOLTERRA SERIES;
AMPLIFIERS (ELECTRONIC);
|
EID: 12344291973
PISSN: 00381101
EISSN: None
Source Type: Journal
DOI: 10.1016/j.sse.2004.10.002 Document Type: Article |
Times cited : (4)
|
References (12)
|