A new floorplanning by HPG: Halmiton path-based graph representation

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 1, Issue , 2003, Pages 174-177

  Zhuang, Changwen ^a   Kajitani, Yoji ^b  

^a SII EDA Technologies Inc   (Japan)

^b UNIVERSITY OF KITAKYUSHU   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STRUCTURES; FORESTRY;

EMPTY ROOMS; FLOOR-PLANNING; FLOORPLANS; GRAPH REPRESENTATION; HAMILTON PATH-BASED GRAPHS; PATH-BASED; PLACEMENT ALGORITHM; Q SEQUENCE;

GRAPH THEORY;

EID: 11244352347     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277517     Document Type: Conference Paper

References (7)

1. S. Nakatake. H. Murata, K. Fujiyoshi. and Y. Kajitani, "Module packing based on the BSG-Stmcture and IC layout applications." IEEE Trans, on CAD of Circuits and Systems Vol.17, No.6, pp 519-530. June. 1998.
2. H. Murata. K. Fujiyoshi, S. Nakatake. and Y. Kajitani, "VLSI module placement based on rectangle-packing by the Sequence-pair." IEEE Trans, on CAD. Vol. 15, No 12, pp. 1518-1524, Dec, 1996.
3. P. N. Guo. C. K. Cheng, and T. Yoshimura, "An O-Tree representation of non-slicing floorplan and its applications," Proc. 36th ACM/IEEE Design Automation Conference, pp.268-273.Jun., 1999.
4. J.-M. Lin. and Y.-W Chang. "TCG: a transitive closure graph-based representation for non-slicing floor-plans." Proc. DAC. pp. 764-769. June 2001.
5. K. Sakanushi and Y. Kajitani. "The quarter-slate sequence (Q-Sequence) to represent the floorplan and applications to layout optimization." Proc. IEEE Asia Pacific Conference on Circuits and Systems 21)00. pp.829-832. Dec. 2000.
6. X Hong, G. Huang, Y Cai, S. Dong. C.-K. Cheng. and J. Gu, "Corner block list: an effective and efficient topological representation of non-slicing floorplan." Proc. ICCAD. pp. 8-12, Nov.. 2000.
7. C. W. Zhuang, K. Sakanushi, L. Y. Jia Y. Kajitani, "An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees." proceeding of Design automation and test in europe,pp.61-68. Mar., 2002.