-
2
-
-
0011598985
-
StarT the next generation: Integrating global caches and dataflow architecture
-
2. B. S. Ang, Arvind, and D. Chiou, StarT the Next Generation: Integrating global caches and dataflow architecture. ISCA 1992 Dataflow Workshop, 1992.
-
(1992)
ISCA 1992 Dataflow Workshop
-
-
Ang, B.S.1
Chiou, D.2
-
3
-
-
0029199162
-
Empirical evaluation of the CRAY-T3D: A compiler perspective
-
June
-
3. R. Arpaci, D. Culler, A. Krishnamurthy, S. Steinberg, and K. Yelick, Empirical evaluation of the CRAY-T3D: A compiler perspective. International Symposium on Computer Architecture, June 1995.
-
(1995)
International Symposium on Computer Architecture
-
-
Arpaci, R.1
Culler, D.2
Krishnamurthy, A.3
Steinberg, S.4
Yelick, K.5
-
4
-
-
84990678008
-
Execution time support for adaptive scientific algorithms on distributed memory multiprocessors
-
June
-
4. H. Berryman, J. Saltz, and J. Scroggs, Execution time support for adaptive scientific algorithms on distributed memory multiprocessors. Concurrently: Practice and Experience (June 1991).
-
(1991)
Concurrently: Practice and Experience
-
-
Berryman, H.1
Saltz, J.2
Scroggs, J.3
-
8
-
-
0027710762
-
Parallel programming in split-C
-
Portland, OR, Nov.
-
8. D. E. Culler, A. Dusseau, S. C. Goldstein, A. Krishnamurthy, S. Lumetta, T. von Eicken, and K. Yelick, Parallel programming in Split-C. Supercomputing '93, Portland, OR, Nov. 1993.
-
(1993)
Supercomputing '93
-
-
Culler, D.E.1
Dusseau, A.2
Goldstein, S.C.3
Krishnamurthy, A.4
Lumetta, S.5
Von Eicken, T.6
Yelick, K.7
-
9
-
-
0025433762
-
Memory consistency and event ordering in scalable shared-memory multiprocessors
-
9. K. Gharachorloo, D. Lenoski, J. Laudon, A. Gupta, and J. Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors. 17th International Symposium on Computer Architecture, 1990.
-
(1990)
17th International Symposium on Computer Architecture
-
-
Gharachorloo, K.1
Lenoski, D.2
Laudon, J.3
Gupta, A.4
Hennessy, J.5
-
13
-
-
0018518477
-
How to make a multiprocessor computer that correctly executes multiprocess programs
-
Sept.
-
13. L. Lamport, How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9 (Sept. 1979).
-
(1979)
IEEE Trans. Comput.
, vol.C-28
, pp. 9
-
-
Lamport, L.1
-
14
-
-
0025429467
-
The directory-based cache coherence protocol for the DASH multi-processor
-
May
-
14. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor. 17th International Symposium on Computer Architecture, May 1990.
-
(1990)
17th International Symposium on Computer Architecture
-
-
Lenoski, D.1
Laudon, J.2
Gharachorloo, K.3
Gupta, A.4
Hennessy, J.5
-
21
-
-
0023994389
-
Efficient and correct execution of parallel programs that share memory
-
Apr.
-
21. D. Shasha and M. Snir, Efficient and correct execution of parallel programs that share memory. ACM Trans. Programming Languages Systems 10, 2 (Apr. 1988).
-
(1988)
ACM Trans. Programming Languages Systems
, vol.10
, Issue.2
-
-
Shasha, D.1
Snir, M.2
|