C compiler design for an industrial network processor

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 36, Issue 8, 2001, Pages 155-164

  Wagner, Jens ^a   Leupers, Rainer ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

Algorithms; Compilers; D.3.4 Programming Languages : Processors code generation; Embedded processors; Experimentation; Network processors

Indexed keywords

EID: 0037842792     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/384196.384218     Document Type: Article

References (34)

1. Tensilica Inc.: www.tensilica.com
2. Austria Mikro Systeme International: asic.amsint.com/databooks/digital/gepard.html, 2000
3. B. Wess: Automatic Instruction Code Generation based on Trellis Diagrams, IEEE Int. Symp. on Circuits and Systems (ISCAS), 1992
4. G. Araujo, S. Malik: Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures, 8th Int. Symp. on System Synthesis (ISSS), 1995
5. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, A. Wang: Code Optimization Techniques for Embedded DSP Microprocessors, 32nd Design Automation Conference (DAC), 1995
6. A. Timmer, M. Strik, J. van Meerbergen, J. Jess: Conflict Modeling and Instruction Scheduling in Code Generation for In-House DSP Cores, 32nd Design Automation Conference (DAC), 1995
7. S. Bashford, R. Leupers: Constraint Driven Code Selection for Fixed-Point DSPs, 36th Design Automation Conference (DAC), 1999
8. D.H. Hartley: Optimizing Stack Frame Accesses for Processors with Restricted Addressing Modes, Software - Practice and Experience, vol. 22(2), 1992
9. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, A. Wang: Storage Assignment to Decrease Code Size, ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 1995
10. R. Leupers, F. David: A Uniform Optimization Technique for Offset Assignment Problems, 11th Int. System Synthesis Symposium (ISSS), 1998
11. E. Eckstein, A. Krall: Minimizing Cost of Local Variables Access for DSP Processors, ACM Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES), 1999
12. R.J. Fisher, H.G. Dietz: Compiling for SIMD Within a Register, 11th Annual Workshop on Languages and Compilers for Parallel Computing (LCPC98), 1998
13. R. Leupers: Code Selection for Media Processors with SIMD Instructions, Design Automation & Test in Europe (DATE), 2000
14. Exploiting Superword Level Parallelism with Multimedia Instruction Sets, ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2000
15. Network Processors: A Perspective on Market Requirements, Processors Architectures, and Embedded S/W Tools, Design Automation & Test in Europe (DATE), 2001
16. D. Brooks, M. Martonosi: Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance HPCA-5, January 1999. Princeton University
17. M. Budiu, M. Sakr, K. Walker, S. C. Goldstein: BitValue Inference: Detecting and Exploiting Narrow Bitwidth Computations, European Conference on Parallel Processing 2000
18. M. Stephenson, J. Babb, S. Amarasinghe: Bitwidth Analysis with Application to Silicon Compilation, Proceedings of the SIGPLAN '00, Conference on Program Language Design and Implementation, Vancouver, Canada, June 2000
19. S.C. Goldstein, H. Schmidt, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, R. Laufer: PipeRench: A Coprocessor for Streaming multimedia Acceleration, ISCA, 1999
20. S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, R.R. Taylor: PipeRench: A Reconfigurable Architecture and Compiler, IEEE Computer, vol. 33, no. 4, pg.70-77, 2000
21. X. Nie, L. Gazsi, F. Engel, G. Fettweis: A New Network Processor Architecture for High-Speed Communications, IEEE Workshop on Signal Processing Systems (SiPS), 1999
22. C. Liem: Retargetable Compilers for Embedded Core Processors, Kluwer Academic Publishers, 1997
23. A. Inoue, H. Tomiyama, H. Okuma, H. Kanbara, and H. Yasuura: Language and Compiler for Optimizing Datapath Widths of Embedded Systems, IEICE Irans. Fundamentals, vol. E81-A, no. 12, pp. 2595-2604, Dec. 1998
24. A.V. Aho, M. Ganapathi, S.W.K Tjiang: Code Generation Using Tree Matching and Dynamic Programming, ACM Trans. on Programming Languages and Systems 11, No. 4, 1989
25. C.W. Fraser, D.R. Hanson, T.A. Proebsting: Engineering a Simple, Efficient Code Generator Generator, ACM Letters on Programming Languages and Systems, vol. 1, no. 3, 1992
26. A. Sudarsanam: Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors, Ph.D. thesis, Princeton University, Department of Electrical Engineering, 1998
27. P. Briggs: Register Allocation via Graph Coloring, Doctoral thesis, Dept. of Computer Science, Rice University, Houston/Texas, 1992
28. R. Leupers: Code Optimization Techniques for Embedded Processors, Kluwer Academic Publishers, 2000. URL: LS12-www.cs.uni-dortmund.de/~leupers
29. A.V. Aho, R. Sethi, J.D. Ulbnan: Compilers Principles, Techniques, and Tools, Addison-Wesley, 1986
30. Free Software Foundation: www.gnu.org
31. The Stanford Compiler Group: suif.stanford.edu
32. C. Fraser, D. Hanson: A Retargetable C Compiler: Design And Implementation, Addison-Wesley, 1995, www.cs.princeton.edu/software/lcc
33. V. Zivojnovic, J.M. Velarde, C. Schläger, H. Meyr: DSPStone - A DSP-oriented Benchmarking Methodology, Int. Conf. on Signal Processing Applications and Technology (ICSPAT), 1994
34. D. Callahan, S. Carr, K. Kennedy: Improving Register Allocation for Subscripted Variables, ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 1990