A clock interconnect extractor for multigigahertz frequencies incorporating inductance effect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 6, 2003, Pages 1143-1146

  Azadpour, M A ^a   Kalkur, T S ^b  

^a Vitesse Semiconductor Corporation   (United States)

^b University of Colorado at Colorado Springs   (United States)

Author keywords

Delay; Extraction software; Static analysis; VLSI interconnect

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; COMPUTER SOFTWARE; ELECTRIC NETWORK ANALYSIS; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS; FREQUENCIES; INDUCTANCE;

CLOCK INTERCONNECT EXTRACTOR; MULTIGIGAHERTZ FREQUENCIES; STATIC ANALYSIS; VLSI INTERCONNECT;

VLSI CIRCUITS;

EID: 0742286405     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.817544     Document Type: Article

References (14)

1. E. G., Friedman Clock Distribution Networks in VLSI Circuits and Systems. Piscataway, NJ: IEEE Press, 1995, pp. 1-36.
2. Y. Ismail, E. Friedman, and J. Neves, "Figures of merit to characterize the importance of on-chip inductance," IEEE Trans. VLSI Syst., vol. 7, pp. 442-449, Dec. 1999.
3. D. Velenis, E. Friedman, and M. Paefthymiou, "A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainly," in Proc. ISCAS, 2001, pp. 422-425.
4. J. Burkis, "Clock tree synthesis for high performance ASICs," in Proc. IEEE 4th Annu. Int. ASIC Conf. and Exhibition, 1991, pp. 9-8/1-3.
5. S. Wu, B. Liew, K. Young, C. Yu, and S. Sun, "Analysis of interconnect delay for 0.18-μm technology and beyond," in Proc. IITC-99, pp. 68-69.
6. M. Anthony and M. Darley, "Interconnect inductance effects on delay and cross talks for long on-chip nets with fast input slew rates," in Proc. ISCAS'98, 1998, pp. 248-251.
7. E. Friedman, "Clock distribution networks in synchronous digital integrated circuits, Invited paper," Proc. IEEE, pp. 3-14, May 2001.
8. M. Kamon, L. Silveria, C. Smithister, and J. White, FastHenry User's Guide. Cambridge, MA: Res. Lab. of Electron., MIT, 1996.
9. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., pp. 470-481, Sept. 1992.
10. F. Grover, Inductance Calculations Working Formulas and Tables. New York: Dover, 1945.
11. Y. Lu, M. Celik, T. Young, and L. Pileggi, "Min/max on-chip inductance models and delay metrics," in Proc. DAC 2001, pp. 341-346.
12. Y. Massoud, J. Kawa, D. MacMillen, and J. White, "Modeling and analysis of differential signaling for minimizing inductance cross-talk," in Proc. DAC 2001, pp. 804-809.
13. B. Kleveland, X. Qi, L. Madden, T. Furusawa, R. Dutton, M. Horowitz, and S. Wong, "High-frequency characterization of on-chip digital interconnects," IEEE J. Solid-State Circuits, vol. 37, pp. 345-351, June 2002.
14. F. Ishihara, C. Klinger, and K. Agawa, "Clock design of 300MHz 128-bit 2-way superscalar μ-processor," in Proc. DAC, 2000, pp. 647-52.