-
1
-
-
0038419531
-
Automatic analog layout retargeting for new processes and device sizes
-
May
-
N. Jangkrajarng, S. Bhattacharya, R. Hartono, C.-J.R. Shi, Automatic analog layout retargeting for new processes and device sizes, Proceedings of IEEE International Symposium on Circuits and Systems, May 2003, pp. 704-707.
-
(2003)
Proceedings of IEEE International Symposium on Circuits and Systems
, pp. 704-707
-
-
Jangkrajarng, N.1
Bhattacharya, S.2
Hartono, R.3
Shi, C.-J.R.4
-
5
-
-
0025383839
-
OPASYN: A compiler for CMOS operational amplifiers
-
February
-
H. Koh, C. Sequin, P. Gray, OPASYN: a compiler for CMOS operational amplifiers, IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems, Vol. 9, February 1990, pp. 113-125.
-
(1990)
IEEE Transactions on Computer-aided-design of Integrated Circuits and Systems
, vol.9
, pp. 113-125
-
-
Koh, H.1
Sequin, C.2
Gray, P.3
-
6
-
-
0025414530
-
Operational-amplifier compilation with performance optimization
-
Onodera H., Kanbara H., Tamaru K. Operational-amplifier compilation with performance optimization. IEEE J. Solid State Circuits. 25:1990;466-473.
-
(1990)
IEEE J. Solid State Circuits
, vol.25
, pp. 466-473
-
-
Onodera, H.1
Kanbara, H.2
Tamaru, K.3
-
8
-
-
0036853822
-
Generation of technology-independent retargetable analog blocks
-
Kluwer Academic Publishers, Dordrecht, December
-
R. Castro-Lopez, F.V. Fernandez, F. Medeiro, A. Rodriguez-Vazquez, Generation of technology-independent retargetable analog blocks, International Journal of Analog Integrated Circuits and Signal Processing, Vol. 33, Kluwer Academic Publishers, Dordrecht, December 2002, pp. 157-170.
-
(2002)
International Journal of Analog Integrated Circuits and Signal Processing
, vol.33
, pp. 157-170
-
-
Castro-Lopez, R.1
Fernandez, F.V.2
Medeiro, F.3
Rodriguez-Vazquez, A.4
-
11
-
-
0029345604
-
A performance-driven placement tool for analog integrated circuits
-
Lampaert K., Gielen G., Sansen W.M. A performance-driven placement tool for analog integrated circuits. IEEE J. Solid State Circuits. 30:1995;773-780.
-
(1995)
IEEE J. Solid State Circuits
, vol.30
, pp. 773-780
-
-
Lampaert, K.1
Gielen, G.2
Sansen, W.M.3
-
17
-
-
0021218308
-
Magic: A VLSI layout system
-
June
-
J.K. Ousterhout, G.T. Hamachi, R.N. Mayo, W.S. Scott, G.S. Taylor, Magic: a VLSI layout system, Proceedings of IEEE/ACM Design Automation Conference, June 1984, pp. 152-159.
-
(1984)
Proceedings of IEEE/ACM Design Automation Conference
, pp. 152-159
-
-
Ousterhout, J.K.1
Hamachi, G.T.2
Mayo, R.N.3
Scott, W.S.4
Taylor, G.S.5
-
19
-
-
85013582474
-
Minplex - A compactor that minimizes the bounding rectangle and individual rectangles in a layout
-
June
-
S.L. Lin, J. Allen, Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout, Proceedings of IEEE/ACM Design Automation Conference, June 1986, pp. 123-130.
-
(1986)
Proceedings of IEEE/ACM Design Automation Conference
, pp. 123-130
-
-
Lin, S.L.1
Allen, J.2
-
24
-
-
0024902637
-
An efficient algorithm for layout compaction problem with symmetry constraints
-
November
-
R. Okuda, T. Sato, H. Onodera, K. Tamaru, An efficient algorithm for layout compaction problem with symmetry constraints, Proceedings of International Conference on Computer-Aided-Design, November 1989, pp. 148-151.
-
(1989)
Proceedings of International Conference on Computer-aided-design
, pp. 148-151
-
-
Okuda, R.1
Sato, T.2
Onodera, H.3
Tamaru, K.4
-
28
-
-
0007723962
-
Device-level placement for analog layout: An opportunity for non-slicing topological representations
-
January
-
F. Balasa, Device-level placement for analog layout: an opportunity for non-slicing topological representations, Proceedings of Asia and South-Pacific Design Automation Conference, January 2001, pp. 281-286.
-
(2001)
Proceedings of Asia and South-pacific Design Automation Conference
, pp. 281-286
-
-
Balasa, F.1
|