Generation of technology-independent retargetable analog blocks

Analog Integrated Circuits and Signal Processing

Volumn 33, Issue 2, 2002, Pages 157-170

  Castro Lopez R ^a   Fernandez F V ^a   Medeiro, F ^a   Rodriguez Vazquez A ^a  

^a Centro Informatico Cientifico de Andalucia   (Spain)

Author keywords

Analog soft IP blocks; Automated circuit design; Design reuse; Technology migration

Indexed keywords

COMPUTER SIMULATION; ELECTRONICS INDUSTRY; LINEAR INTEGRATED CIRCUITS; LOGIC DESIGN; OPERATIONAL AMPLIFIERS; OPTIMIZATION; TECHNOLOGY; TUNING;

ANALOG BLOCKS; AUTOMATED CIRCUIT DESIGN; DESIGN REUSE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036853822     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1021268032124     Document Type: Article

References (17)

1. Conway, J. D. and Schrooten, G. G., "An automatic layout generator for analog circuits," in Proc. European Design Automation Conf., pp. 513-519, 1992.
2. Onodera, H., Kanbara, H. and Tamaru, K., "Operational-amplifier compilation with performance optimization." IEEE J. Solid-State Circuits 25(2), pp. 466-473, April 1990.
3. Lampaert, K., Gielen, G. and Sansen, W., "A performance-driven placement tool for analog integrated circuits." IEEE J. Solid-State Circuits 30(7), pp 773-780, July 1995.
4. Cohn, J. M., Rutenbar, R. A. and Carley, L. R., "KOAN/ANAGRAM II: New tools for device-level analog placement and routing." IEEE J. Solid-State Circuits 26(3), pp. 330-342, March 1991.
5. Malavasi, E., Charbon, E., Felt, E. and Sangiovanni-Vincentelli, A., "Automation of IC layout with analog constraints." IEEE Trans. Computer-Aided Design 15(8), pp. 923-942, August 1996.
6. "Virtuoso Parameterized Cells Reference Manual," Product Version 4.4.1, Cadense Design Systems, February 1997.
7. "Custom Layout SKILL Functions Reference Manual," Product Version 4.4.1, Cadence Design Systems, February 1997.
8. Naiknaware, R. and Fiez, T. S., "Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations." IEEE J. Solid-State Circuits 34(3), pp. 304-317, March 1999.
9. Degrauwe, M. et al., "IDAC: An interactive design tool for analog CMOS circuits." IEEE J. Solid-State Circuits SC-22(6), pp. 1106-1116, December 1987.
10. Harjani, R., Rutenbar, R. A. and Carley, L. R., "OASYS: A framework for analog circuit synthesis." IEEE Trans. Computer-Aided Design 8(12), pp. 1247-1265, December 1989.
11. Nye, W. et al., "DELIGHT.SPICE: An optimization-based system for the design of integrated circuits." IEEE Trans. Computer-Aided Design 7(4), pp. 501-519, April 1988.
12. Koh, H. Y., Sequin, C. H. and Gray, P. R., "OPASYN: A compiler for MOS operational amplifiers." IEEE Trans. Computer-Aided Design 9(2), pp. 113-125, February 1990.
13. Gielen, G., Walsharts, H. and Sansen, W., "Analog circuit design optimization based on symbolic simulation and simulated annealing." IEEE J. Solid-State Circuits SC-25(3), pp. 707-713, June 1990.
14. Medeiro, F., Rodríguez-Macías, R., Fernández, F. V., Domínguez-Castro, R., Huertas, J. L. and Rodríguez-Vázquez, A., "Global design of analog cells using statistical optimization techniques." Analog Integrated Circuits and Signal Processing 6(3), pp. 179-195, November 1994.
15. Medeiro, F., Pérez-Verdú, B. and Rodríguez-Vázquez, A., Top-Down Design of High-Performance Sigma-Delta Modulators. Kluwer, 1999.
16. Ochotta, E., Rutenbar, R. and Carley, L. R., "Synthesis of high-performance analog circuits in ASTRX/OBLX." IEEE Trans. Computer Aided-Design 15, pp. 273-294, March 1996.
17. Phelps, R., Krasnicki, M., Rutenbar, R. A., Carley, L. R. and Hellums, J. R., "Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search." IEEE Trans. Computer-Aided Design 19(6), pp. 703-717, June 2000.