Hybrid verification using saturated simulation

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 615-618

  Aziz, Adnan ^a   Kukula, Jim ^b   Shiple, Tom ^b  

^a The University of Texas at Austin   (United States)

^b SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ALGORITHMS; COMPUTER SIMULATION; CONTROL EQUIPMENT; ELECTRIC NETWORK SYNTHESIS; HEURISTIC METHODS;

HYBRID VERIFICATION; SYMBOLIC ALGORITHMS; SYMBOLIC REACHABILITY ANALYSIS;

AUTOMATION; COMPUTER AIDED NETWORK ANALYSIS;

HYBRID VERIFICATION; INTERACTING CONTROLLERS; SATURATED SIMULATION;

EID: 0031624138     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277204     Document Type: Conference Paper

References (15)

1. www.ece.utexas.edu/adnan/publications/AKS-DAC-98.ps.
2. P. Ashar and S. Malik. Fast Functional Simulation Using Branching Programs. In Proc. Intl.. Conf. on Computer-Aided Design, November 1995.
3. UC Berkeley, www.cad.eecs.berkeley.edu/vis.
4. R. Bryant. Graph-based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C-35:677-691, August 1986.
5. B. Chen, M. Yamazaki, and M. Fujita. Bug Identification of a Real Chip Design by Symbolic Model Checking. In Proc. European Conf. on Design Automation, pages 132-136, March 1994.
6. H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. A Structural Approach to State Space Decomposition for Approximate Reachability Analysis. In Proc. Intl. Conf. on Computer Design, October 1994.
7. R. K. Brayton et al. VIS: A system for Verification and Synthesis. In Proc. of the Computer Aided Verification Conf, July 1996.
8. Richard C. Ho, C. Han Yang, Mark A. Horowitz, and David L. Dill. Architectural Validation for Processors. In Proceedings of the International Symposium on Computer Architecture, June 1995.
9. Y. Hoskote, D. Moundanos, and J. Abraham. Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors. In Proc. Intl. Conf. on Computer Design, Austin, TX, October 1995.
10. O-in Inc. www.Oin.com.
11. B. Lin and R. Newton. Implicit Manipulation of Equivalence Classes Using Binary Decision Diagrams. In Proc. Intl. Conf. on Computer Design, Cambridge, MA, October 1991.
12. P. McGeer, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli, and P. Scaglia. Fast Discrete Function Evaluation. In Proc. Intl. Conf. on Computer-Aided Design, November 1995.
13. Kenneth L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
14. K. Ravi and F. Somenzi. High Density Reachability Analysis. In Proc. Intl. Conf. on Computer-Aided Design, Santa Clara, CA, November 1995.
15. J. Yuan, J. Shen, J. Abraham, and A. Aziz. On Combining Formal and Informal Verification. In Proc. of the Computer Aided Verification Conf., July 1997.