On combining formal and informal verification

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1254, Issue , 1997, Pages 376-387

  Yuan, Jun ^a   Shen, Jian ^b   Abraham, Jacob ^b   Aziz, Adnan ^b  

^a MOTOROLA INC   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS;

COMPUTATIONAL RESOURCES; HYBRID METHODOLOGIES; SYMBOLIC METHODS; SYMBOLIC TECHNIQUES;

FORMAL VERIFICATION;

EID: 84947425526     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63166-6_37     Document Type: Conference Paper

References (15)

1. P. Ashar and S. Mafik. Fast Functional Simulation Using Branching Programs. In Proc. Intl. Conf. on Computer-Aided Design, November 1995.
2. R. K. Brayton, G. D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S.-T. Cheng, S. Edwards, S. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R. K. Ranjan, S. Sarwary, T. R. Shiple, G. Swamy, and T. Villa. VIS: A system for Verification and Synthesis. In Proc. of the Computer Aided Verification Coal., July 1996.
3. R. Bryant. Graph-based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C-35:677-691, August 1986.
4. B. Chen, M. Yamazaki, and M. Fujita. Bug Identification of a Real Chip Design by Symbolic Model Checking. In Proc. European Conf. on Design Automation, pages 132-136, March 1994.
5. H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. A Structural Approach to State Space Decomposition for Approximate Reachability Analysis. In Proc. Intl. Conf. on Computer Design, October 1994.
6. W.J. Culler. Implementing Safety Critical Systems: The VIPER microprocessor. Kluwer Academic Publishment, 1987.
7. Richard C. Ho, C. Han Yang, Mark A. Horowitz, and David L. Dill. Architectural Vafidation for Processors. In Proceedings of the International Symposium on Computer Architecture, June 1995.
8. Y. Hoskote, D. Moundanos, and J. Abraham. Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors. In Proc. Intl. Conf. on Computer Design, Austin, TX, October 1995.
9. B. Lin and R. Newton. Implicit Manipulation of Equivalence Classes Using Binary Decision Diagrams. In Proc. Intl. Conf. on Computer Design, Cambridge, MA, October 1991.
10. P. McGeer, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli, and P. Scaglia. Fast Discrete Function Evaluation. In Proe. Intl. Conf. on Computer-Aided Design, November 1995.
11. Kenneth L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
12. R. Ranjan, S. Sanghavi, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. High Performance BDD Package Based on Exploiting Memory Hierarchy. In Proc. of the Design Automation Conf., Las Vegas, NV, June 1996.
13. K. Ravi and F. Somenzi. High Density Reachability Analysis. In Proe. Intl. Conf. on Computer-Aided Design, Santa Clara, CA, November 1995.
14. Vigyan Singhal. Design Replacements for Sequential Circuits. PhD thesis, University of California Berkeley, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA 94720, 1996.
15. K. Thompson. Retrograde analysis of certain endgames. ICCA Journal, 9(3):131-139, 1986.