Regular logic fabrics for a via patterned gate array (VPGA)

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 53-56

  Tong, K Y ^a   Kheterpal, V ^a   Rovner, V ^a   Pileggi, L ^a   Schmit, H ^a   Puri, R ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; LOGIC GATES; LOGIC PROGRAMMING; MASKS; MOSFET DEVICES; STATIC RANDOM ACCESS STORAGE; TABLE LOOKUP;

LOGIC FABRICS; NON-RECURRING ENGINEERING; PASS TRANSISTOR LOGIC; VIA PATTERNED GATE ARRAY;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0242696159     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. W. Maly, "IC design in high-cost nanometer-technology era," Proc. of Design Automation Conference, June 2001, pp. 9-14.
2. P.S. Zuchowski, C.B. Reynolds, R.J. Grupp, S.G. Davis, B. Cremen, B. Troxel, "A hybrid ASIC and FPGA architecture," Proc. of International Conference on Computer Aided Design, 2002, pp. 187-194.
3. L. Pileggi, H. Schmit, J. Shah, Y. Tong, C. Patel, V. Chandra, "A Via Patterned Gate Array (VPGA)," Technical Reports Series of the CMU Center for Silicon System Implementation, No. CSSI 02-15, Mar 2002.
4. Z. Or-Bach, Z. Wurman, R. Zeman, L. Cooke, "Customizable and programmable cell array," US Patent 6,311,790, 18 Dec 2001.
5. P. Chow, S.O. Seo, J. Rose, K. Chung, G. Paez-Monzon, I. Rahardja, "The design of a SRAM-based field-programmable gate array - part II: circuit design and layout," IEEE Trans. on VLSI Systems, Vol. 7, No. 3, Sept 1999, pp. 321-330.
6. K. Yano, T. Yamanaka, T. Nishida, M. Saitoh, K. Shimohigashi, A. Shimizu, "A 3.8ns CMOS 16×16 multiplier using complementary pass transistor logic," Proc. of Custom Integrated Circuits Conference, May 1989, pp. 15-18.
7. F. S. Lai, W. Hwang, "Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems," IEEE Journal of Solid-State Circuits, Vol.32, No. 4, Apr 1997, pp. 563-573.
8. A. Koorapaty, V. Chandra, K.Y. Tong, C. Patel, L. Pileggi, H. Schmit, "Heterogeneous programmable logic block architectures," Proc. of Design, Automation and Test in Europe, Mar 2003, pp. 1118-1119.