Saturn: a terabit packet switch using dual round-robin

IEEE Communications Magazine

Volumn 38, Issue 12, 2000, Pages 78-84

  Chao, H Jonathan ^a  

^a POLYTECHNIC UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; CONGESTION CONTROL (COMMUNICATION); FIBER OPTIC NETWORKS; INTERNET; MULTIMEDIA SYSTEMS; NETWORK PROTOCOLS; QUALITY OF SERVICE; QUEUEING NETWORKS;

DUAL ROUND ROBIN ARBITRATION; INPUT-OUTPUT BUFFERING; SATURN SWITCH; TOKEN TUNNELING TECHNIQUE;

PACKET SWITCHING;

EID: 0342501963     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/35.888261     Document Type: Article

References (15)

1. A. K. Parekh and R. G. Gallager, "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks The Multiple Node Case," IEEE/ACM Trans. Net.,vol. 2, no. 2, Apr. 1994, pp. 137-50.
2. D. Stephens and H. Zhang, "Implementing Distributed Packet Fair Queuing in a Scalable Switch Architecture," Proc. IEEE INFOCOM '98.
3. B. Prabhakar and N. McKeown, "On the Speedup Required for Combined Input and Output Queued Switching," Computer Lab, Stanford Univ., tech. rep. CSL-TR-97-738.
4. S. T. Chuang et al., "Matching Output Queuing with a Combined Input/Output-Queued Switch," IEEE JSAC, vol. 17, no. 6, June 1999.
5. A. Charny et al., "Algorithm for Providing Bandwidth and Delay Guarantees in Input-Buffered Crossbars with Speedup," Proc. IEEE IEQoS '98, May 1998, pp. 235-44.
6. H. J. Chao and J. S. Park, "Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM Switch," Proc. IEEE ATM Wksp., Fairfax, VA, May 1998.
7. N. McKeown et al., "The Tiny Tera: A Packet Switch Core," Hot Interconnects V, Stanford Univer., Aug. 1996.
8. B. Bingham and H. Busse, "Reservation-Based Contention Resolution Mechanism for Batcher-Banyan Packet Switches," Elect. Lett., vol. 24, no. 13, June 1988, pp. 772-73.
9. K. Genda et al., "A 160 Gb/s ATM Switching System Using an Internal Speed-up Crossbar Switch," Proc. GLOBECOM '94, Nov. 1994, pp. 123-33.
10. S. C. Liew, "Performance of Various Input-buffered and output-buffered ATM Switch Design Principles Under Bursty Traffic: Simulation Study," IEEE Trans. Commun., vol. 42, no. 2-4, Feb-Apr. 1994, pp. 1371-79.
11. Y. Oie et al., "Effect of Speedup in Nonblocking Packet Switch," Proc. ICC '89, June 1989, pp. 410-14.
12. S. Q. Li, "Performance of a Nonblocking Space-Division Packet Switch with Correlated Input Traffic," IEEE Trans. Commun., vol. 40, no. 1, Jan. 1992, pp. 97-107.
13. T. T. Lee and C. H. Lam, "Path Switching - A Quasi-static Routing Scheme for Large-scale ATM Packet Switches," IEEE JSAC, vol, 15, no. 5, June 1997, pp. 914-24.
14. N. McKeown, "Scheduling Algorithms for Input-queued Cell Switches," Ph.D. thesis, UC Berkeley, May 1995.
15. G. Nong, J. K. Muppala, and M. Hamdi, "Analysis of Nonblocking ATM Switches with Multiple Input Queues," IEEE/ACM Trans. Net., vol. 7, no. 1, Feb. 1999, pp. 60-74.