메뉴 건너뛰기




Volumn 46, Issue 10, 2003, Pages 43-44+46+48

Challenges in gate stack engineering

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIELECTRIC MATERIALS; ELECTRON TUNNELING; LEAKAGE CURRENTS; MOSFET DEVICES; PERMITTIVITY; POLYSILICON; THRESHOLD VOLTAGE; VOLTAGE CONTROL;

EID: 0142167993     PISSN: 0038111X     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article
Times cited : (21)

References (17)
  • 3
    • 12744259257 scopus 로고    scopus 로고
    • High-k gate stacks into planar, scaled CMOS integrated circuits
    • to be published in Microelectronic Engineering
    • H.R. Huff, et al., "High-k Gate Stacks Into Planar, Scaled CMOS Integrated Circuits," presented at the Conference on Nano and Giga Challenges in Microelectronics, Sept. 2002, to be published in Microelectronic Engineering, 2003.
    • (2003) Conference on Nano and Giga Challenges in Microelectronics, Sept. 2002
    • Huff, H.R.1
  • 5
    • 0142206574 scopus 로고    scopus 로고
    • Abstract No. 384, Oct.
    • T. H. Hou, et al., ECS Meeting, Volume 2002-2, Abstract No. 384, Oct. 2002.
    • (2002) ECS Meeting , vol.2
    • Hou, T.H.1
  • 15
  • 16
    • 0142144528 scopus 로고    scopus 로고
    • private communications (work by W. J. Zhu, et al.), May
    • T. P. Ma, private communications (work by W. J. Zhu, et al.), May 2003.
    • (2003)
    • Ma, T.P.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.