High-speed simulation of PCB emission and immunity with frequency-domain IC/LSI source models

IEEE International Symposium on Electromagnetic Compatibility

Volumn 1, Issue , 2003, Pages 4-9

  Wada, Osami ^a   Wang, Zhi Liang ^a   Watanabe, Tetsushi ^b   Fukumoto, Yukihiro ^c   Shibata, Osamu ^c   Takahashi, Eiji ^c   Osaka, Hideki ^a,d   Matsunaga, Shigeki ^a   Koga, Ryuji ^a  

^a OKAYAMA UNIVERSITY   (Japan)

^b INDUSTRIAL TECHNOLOGY CENTER OF OKAYAMA PREFECTURE   (Japan)

^c PANASONIC CORPORATION   (Japan)

^d HITACHI LTD   (Japan)

Author keywords

Common mode; Device model; EMI simulator; HISES; Imbalance; LECCS model; Modeling; Power bus resonance; Printed circuit board

Indexed keywords

CIRCUIT RESONANCE; COMPUTER SIMULATION; ELECTROMAGNETIC WAVE EMISSION; ELECTROMAGNETIC WAVE INTERFERENCE; EQUIVALENT CIRCUITS; LSI CIRCUITS; MATHEMATICAL MODELS; PRINTED CIRCUIT BOARDS; PRINTED CIRCUIT DESIGN; TRANSMISSION LINE THEORY;

COMMON MODE EXCITATION; IMBALANCE FACTOR; LINEAR EQUIVALENT CIRCUIT AND CURRENT SOURCE; POWER BUS RESONANCE; SOFTWARE PACKAGE HISES;

ELECTROMAGNETIC COMPATIBILITY;

EID: 0141905750     PISSN: 01901494     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. Y. Fukumoto, et al. "Power Current Model of LSI/IC Containing Equivalent Internal Impedance for EMI Analysis of Digital Circuits", IEICE Trans. Commun., vol.E84-B, No. 11, pp. 3041-3049, Nov. 2001.
2. O. Wada, et al. "Power Current Model of Digital IC with Internal Impedance for Power Decoupling Simulation", 4th European Symp. on Electromagnetic Compatibility Proceedings, Vol.2, pp.315-320, Sep. 2000.
3. H. Osaka, et al., "Power Current Modeling of Load Dependency for EMI Simulation", Int. Conf. on Electronics Packaging (2003 ICEP), Tokyo, TB4-4, April 2003.
4. Z. L. Wang, et al. "An improved closed-form expression for accurate and rapid calculation of power/ground plane impedance of multilayer PCBs", Proceedings of Symposium on Electromagnetic Theory, EMT-00-68, pp. 17-23, Toyama, Japan, Oct. 2000.
5. Z. L. Wang, et al. "Modeling of Gapped Power Bus Structures for Isolation Using Cavity Modes", 2003 IEEE Symp. on EMC, TU-AM-SS1-3, Aug. 2003.
6. H. Osaka, et al., "Power Current Modeling of IC/LSI with Loading Dependency for EMI Simulation", ibid., TU-AM-SS1-4, Aug. 2003.
7. Y. Fukumoto, et al., "Radiated Emission Analysis of Power Bus Noise by Using a Power Current Model of an LSI," 2002 IEEE Int. Symp. on EMC, pp. 1037-1042, August 2002.
8. K. Takayama, et al. "A Simulation Method for EM Radiation from Power/Ground Plane of PCB by Using a Power Current Model" (in Japanese), Trans. IEICE Vol.J86-B, No.2, pp. 226-235, Feb. 2003.
9. T. Watanabe, et al., "Equivalence of Two Calculation Methods for Common-Mode Excitation on a Printed Circuit Board with Narrow Ground Plane", 2003 IEEE Symp. on EMC, TU-AM-SS1-5, Aug. 2003.
10. T. Watanabe, et al., "High-Speed Common-Mode Prediction Method for PCBs Having a Signal Line Close to the Ground Edge", ibid., TU-AM-SS1-5, Aug. 2003.
11. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga "Application of segmentation method to analysis of power/ground plane resonance in multilayer PCBs", Proceeding of the 3rd Int. Symp. on Electromagnetic Compatibility, pp. 775-778, Beijing, China, May 2002.
12. Z. L. Wang, et al. "Power Bus Resonance Characteristics in Multilayer Printed Circuit Boards with Slits", Proc. 15th Int. Zurich Symposium on EMC, 5A5, pp. 23-28, Zurich, Switzerland, Feb. 2003.
13. IEC 61967-6, Integrated circuits - Measurement of electromagnetic emissions, 150 kHz to 1 GHz - Part 6: Measurement of conducted emissions, magnetic probe method, June 2002.
14. H. Tsujikawa, et al., "A Design Methodology for Low EMI-Noise Microprocessor with Accurate Estimation-Reduction-Verification", The 2002 IEEE Custom Integrated Circuits Conf. (CICC 2002), Orlando, Florida, USA, May 12-15, 2002.
15. K. Shimazaki, et al., "An EMI-Noise Analysis on LSI Design with Impedance Estimation", 3rd Int. Symp. on Quality Electronic Design March 18, 19, 20, & 21, San Jose, CA, USA March 2002.
16. IEC/TR 62014-3 Ed. 1.0 "Electronic design automation libraries - Part 3: Models of integrated circuits for EMI behavioural simulation", Dec. 2002.
17. IEC/TR 62014-4 Ed. 1.0, "Cookbook for integrated Circuit model IECM described in IEC 62014-3", 93/155/DTR, Aug. 2002.
18. O. Wada, et al. "Analytical Simulation of Radiated Emission from Power Bus Noise on PCB with Linear Macro-Model of IC/LSI," XXVIth General Assembly of URSI, Maastricht, pp. 1691. 1-4, Aug. 2002.
19. IEC 61967-4, Integrated circuits - Measurement of electromagnetic emissions, 150 kHz to 1 GHz - Part 4: Measurement of conducted emissions, 1 ohm/150 ohm direct coupling method, April 2002.
20. E. Takahashi, et al., "Evaluation of LSI Immunity to Noise Using an Equivalent Internal Impedance Model", Int. Symp. on EMC (EMC Europe 2002), Sorrento, pp. 487-492, Sep 2002.
21. D. M. Hockanson, et al., "Investigation of Fundamental EMI Source Mechanisms Driving Common-Mode Radiation from Printed Circuit Boards with Attached Cables", IEEE Trans. EMC, Vol. 38, No. 4, pp.557-566, 1996.
22. T. Watanabe, et al., "Common-Mode-Current Generation Caused by Difference of Unbalance of Transmission Lines on a Printed Circuit Board with Narrow Ground Pattern", IEICE Trans. Commun., Vol.E83-B, No.3, pp.593-599, 2000.