![]() |
Volumn 5040 II, Issue , 2003, Pages 1156-1165
|
Model-based PPC verification methodology with two-dimensional pattern feature extraction
|
Author keywords
Model based PPC; Process proximity correction (PPC); Process proximity effect (PPE); Tandem PPC; Two dimensional pattern feature extraction
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER AIDED DESIGN;
COMPUTER SIMULATION;
FEATURE EXTRACTION;
GATES (TRANSISTOR);
INTEGRATED CIRCUIT LAYOUT;
LSI CIRCUITS;
MASKS;
PROCESS PROXIMITY CORRECTION;
PROCESS PROXIMITY EFFECT;
TWO DIMENSIONAL PATTER FEATURE EXTRACTION;
WAFER FABRICATION;
LITHOGRAPHY;
|
EID: 0141610152
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.485511 Document Type: Conference Paper |
Times cited : (16)
|
References (5)
|