-
1
-
-
0029718244
-
Cosmic ray induced upsets as a major contributor to the soft error rate of current and future generation DRAMS
-
th Annual, pp. 1-6
-
(1996)
th Annual
, pp. 1-6
-
-
McKee, W.R.1
McAdams, H.P.2
-
2
-
-
0031996751
-
Cosmic ray soft error rates of 16-Mb DRAM memory chips
-
Feb.
-
J. F. Ziegler, M. E. Nelson, etc., " Cosmic ray soft error rates of 16-Mb DRAM memory chips," IEEE Journal of Solid-State Circuits, vol. 33, no. 2, pp. 246-252, Feb. 1998.
-
(1998)
IEEE Journal of Solid-state Circuits
, vol.33
, Issue.2
, pp. 246-252
-
-
Ziegler, J.F.1
Nelson, M.E.2
-
4
-
-
0021392066
-
Error-correcting codes for semiconductor memory applications: A State-of-the Art Review
-
March
-
C. L. Chen, and M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: A State-of-the Art Review," IBM J. Res. Develop., vol. 28, no. 2, pp.124-134, March 1984.
-
(1984)
IBM J. Res. Develop
, vol.28
, Issue.2
, pp. 24-134
-
-
Chen, C.L.1
Hsiao, M.Y.2
-
5
-
-
0035967021
-
Fast, minimal decoding complexity, systematic (13,8) single-error-correcting codes for on-chip DRAM applications
-
March
-
A. Kazeminejad, "Fast, minimal decoding complexity, systematic (13,8) single-error-correcting codes for on-chip DRAM applications," Electronics Letters, vol. 37, no. 7, pp.438-440, March 2001.
-
(2001)
Electronics Letters
, vol.37
, Issue.7
, pp. 438-440
-
-
Kazeminejad, A.1
-
6
-
-
0027875436
-
Design of a fault-tolerant three-dimensional dynamic random-access memory with onchip error-correcting Circuit
-
Dec.
-
P. Mazumder, "Design of a fault-tolerant three-dimensional dynamic random-access memory with onchip error-correcting Circuit," IEEE Transactions on Computers, vol. 42, no. 12, pp. 1453-1468, Dec. 1993.
-
(1993)
IEEE Transactions on Computers
, vol.42
, Issue.12
, pp. 1453-1468
-
-
Mazumder, P.1
-
7
-
-
0031348803
-
A class of error control codes for byte organized memory systems SbEC-(Sb+S)ED codes
-
Jan.
-
M. Hamada, and E. Fujiwara, "A class of error control codes for byte organized memory systems SbEC-(Sb+S)ED codes -," IEEE Transactions on Computers, vol. 46, no.1, pp. 106-109, Jan. 1997.
-
(1997)
IEEE Transactions on Computers
, vol.46
, Issue.1
, pp. 106-109
-
-
Hamada, M.1
Fujiwara, E.2
-
8
-
-
0014823837
-
A class of optimal minimum odd-weight-column SEC_DED codes
-
July
-
M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC_DED codes," IBM J. Res. Develop., vol. 14, pp. 395-401, July 1970.
-
(1970)
IBM J. Res. Develop.
, vol.14
, pp. 395-401
-
-
Hsiao, M.Y.1
-
9
-
-
0026237182
-
High-speed on-chip ECC for synergistic fault-tolerant memory chips
-
Oct.
-
J. A. Fifield, and C. H. Stapper, "High-speed on-chip ECC for synergistic fault-tolerant memory chips," IEEE Journal of Solid-State Circuits, vol. 26, no. 10, pp. 1449-1452, Oct. 1991.
-
(1991)
IEEE Journal of Solid-state Circuits
, vol.26
, Issue.10
, pp. 1449-1452
-
-
Fifield, J.A.1
Stapper, C.H.2
|