-
1
-
-
0032304222
-
Nonvolatile multilevel memories for digital applications
-
Dec.
-
B. Riccò, G. Torelli, M. Lanzoni, A. Manstretta, H. Maes, D. Montanari, and A. Modelli, "Nonvolatile multilevel memories for digital applications," Proc. IEEE, vol. 89, pp. 2399-2423, Dec. 1998.
-
(1998)
Proc. IEEE
, vol.89
, pp. 2399-2423
-
-
Riccò, B.1
Torelli, G.2
Lanzoni, M.3
Manstretta, A.4
Maes, H.5
Montanari, D.6
Modelli, A.7
-
2
-
-
20444504862
-
Modular architecture for a family of multilevel 256/192/128/64mbit 2-bit/cell 3v only nor flash memory devices
-
Jan.
-
A. Silvagni, S. Zanardi, A. Manstretta, and M. Scotti, "Modular architecture for a family of multilevel 256/192/128/64mbit 2-bit/cell 3v only nor flash memory devices," IEEE Trans. Electron Devices, vol. 48, pp. 937-940, Jan. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 937-940
-
-
Silvagni, A.1
Zanardi, S.2
Manstretta, A.3
Scotti, M.4
-
3
-
-
0029253928
-
A multilevel-cell 32Mb flash memory
-
M. Bauer et al., "A multilevel-cell 32Mb flash memory," in IEEE ISSCC Tech. Dig., 1995, pp. 132-133.
-
(1995)
IEEE ISSCC Tech. Dig.
, pp. 132-133
-
-
Bauer, M.1
-
4
-
-
0030291637
-
2 3.3v only 128mb multilevel nand flash memory for mass storage applications
-
Nov.
-
2 3.3v only 128mb multilevel nand flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 31, pp. 1575-1583, Nov. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1575-1583
-
-
Jung, T.-S.1
Choi, Y.-J.2
Suh, K.-D.3
-
5
-
-
0032738943
-
A new and flexible scheme for hot-electron programming of nonvolatile memory cells
-
Jan.
-
D. Esseni, A. Della Strada, P. Cappelletti, and B. Riccò, "A new and flexible scheme for hot-electron programming of nonvolatile memory cells," IEEE Trans. Electron Devices, vol. 46, pp. 125-133, Jan. 1999.
-
(1999)
IEEE Trans. Electron Devices
, vol.46
, pp. 125-133
-
-
Esseni, D.1
Della Strada, A.2
Cappelletti, P.3
Riccò, B.4
-
6
-
-
0004427465
-
A triple well architecture for low-voltage operation in submicron CMOS devices
-
C. Auricchio, R. Bez, A. Losavio, A. Maurelli, C. Sala, and P. Zabberoni, "A triple well architecture for low-voltage operation in submicron CMOS devices," in Proc. Eur. Solid-State Device Res., 1996, p. 613.
-
Proc. Eur. Solid-State Device Res., 1996
, pp. 613
-
-
Auricchio, C.1
Bez, R.2
Losavio, A.3
Maurelli, A.4
Sala, C.5
Zabberoni, P.6
-
7
-
-
0035424397
-
Bandwidth optimization of flash memories with the RGP technique
-
Aug.
-
R. Versari, D. Esseni, G. Falavigna, M. Lanzoni, and B. Riccò, "Bandwidth optimization of flash memories with the RGP technique," IEEE Trans. Electron Devices, vol. 48, pp. 1737-1740, Aug. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 1737-1740
-
-
Versari, R.1
Esseni, D.2
Falavigna, G.3
Lanzoni, M.4
Riccò, B.5
-
8
-
-
0035424290
-
Optimized programming of multilevel flash eeproms
-
Aug.
-
R. Versari, G. Falavigna, M. Lanzoni, and B. Riccò, "Optimized programming of multilevel flash eeproms," IEEE Trans. Electron Devices, vol. 48, pp. 1641-1646, Aug. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 1641-1646
-
-
Versari, R.1
Falavigna, G.2
Lanzoni, M.3
Riccò, B.4
|