An asynchronous 2-D discrete cosine transform chip

Proceedings - 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 1998-March, Issue , 1998, Pages 224-233

  Smith, Ross ^a   Fant, Karl ^a   Parker, Dave ^a   Stephani, Rick ^a   Wang, Ching Yi ^a  

^a Theseus Logic Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; DISCRETE COSINE TRANSFORMS; PIXELS; RANDOM ACCESS STORAGE;

ASYNCHRONOUS CHIPS; ASYNCHRONOUS DESIGN; EMULATION SYSTEM; FIXED BLOCK; MEMORY CONTROLS; METAL CMOS PROCESS; TWO DIMENSIONAL DISCRETE COSINE TRANSFORM; XILINX FPGAS;

INTEGRATED CIRCUIT DESIGN;

EID: 0010942588     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1998.666508     Document Type: Conference Paper

References (35)

1. K. Fant, S. Brandt, "NULL Convention Logic: AComplete and Consistent Logic for Asynchronous DigitalCircuit Synthesis", International Conference on Application-Specific Systems, Architectures and Processors, 1996, pp.261-273. See www.theseus.com.
2. J. B. Lipsher, The Asynchronous Discrete CosineTransform Processor Core. M.S. Thesis, Dept. of Electricaland Computer Eng., UC Davis, 1994.
3. B. Stott, D. Johnson, V. Akella, "Asynchronous 2-DDiscrete Cosine Transform Core Processor, " ICCD, 1995, pp.380-385.
4. D. E. Muller, "Asynchronous Logics and Application toInformation Processing, " in H. Aiken and W. Main, editors, Proc. Symp. on Application of Switching Theory in SpaceTechnology, Stanford University Press, 1963, pp. 289-297.
5. T. Verhoeff, "Delay-Insensitive Codes-An Overview, "Distributed Computing, " Vol. 3, 1988, pp. 1-8.
6. I. David, R. Ginosar, M. Yoeli, "An EfficientImplementation of Boolean Functions as Self-TimedCircuits, " IEEE Trans. on Computers, Vol. 41, No. 1, Jan.1992, pp. 2-10.
7. N. P. Singh, "A Design Methodology for Self-TimedSystems, " Master's Thesis, MIT/LCS/TR-258, Laboratory forComputer Science, Massachusetts Institute of Technology, 1981.
8. J. Sparsø, J. Staunstrup, "Delay-Insensitive Multi-RingStructures, " Integration, the VLSI Journal, Vol 15, 1993, pp.313-340.
9. A. Martin, Synthesis of Asynchronous VLSI Circuits, Tech. Report Caltech-CS-TR-93-28, Computer Sci. Dept.California Institute of Technology, U.S.A, 1993.
10. T. H.-Y. Meng, Synchronization Design for DigitalSystems, Kluwer Academic Publishers, 1991.
11. T. E. Williams, "Self-Timed Rings and TheirApplication to Division, " Tech. Report CSL-TR-91-482, Stanford University, Stanford, CA, U.S.A., 1991.
12. G. Sobelman, K. Fant, "CMOS Circuit Design ofThreshold Gates with Hysteresis, " to appear in ISCAS 1998.
13. K. Fant, R. Stephani, R. Smith, R. Jorgenson, "TheOrphan in 2 Value NULL Convention Logic, " 1998 Seewww.theseus.com.
14. A. Martin, "The Limitations to Delay Insensitivity inAsynchronous Circuits, " Advanced Research in VLSI:Proceedings of the Sixth MIT Conf., W. J. Dally, editor, 1990, pp. 263-278.
15. K. van Berkel, "Beware the Isochronic Fork, "Integration, the VLSI Journal, Vol 13, No 2, Jun., 1992, pp.103-128.
16. K. van Berkel, F. Huberts, Ad Peeters, "StretchingQuasi Delay Insensitivity by Means of Extended IsochronicForks, " Asynchronous Design Methodologies, IEEEComputer Society Press, May 1995, pp. 99-106.
17. J. A. Brzozowski, C.-J. Seger, Asynchronous Circuits, Springer-Verlag, 1995.
18. K. van Berkel, Handshake Circuits: An AsynchronousArchitecture for VLSI Programming, Cambridge UniversityPress, Cambridge, Great Britain, 1993.
19. K. R. Rao, P. Yip. Discrete Cosine Transform.Academic Press, Boston, 1990.
20. N. Demassieux, F. Jutand, "Orthogonal Transforms, "VLSI Implementations for Image Communications, Elsevier, 1993, pp. 217-250.
21. G. Lee, "A New Algorithm to Compute the DiscreteCosine Transform, " IEEE Trans. on Acoustics, Speech andSignal Processing. Vol 32, No 6, Dec. 1984, pp. 1243-1245.
22. S.-I. Uramoto, et al., "A 100-MHz 2-D Discrete CosineTransform Core Processor, " IEEE Journal of Solid-StateCircuits, Vol 27, No 4, 1992, pp. 492-499.
23. R. Hartley, K. Parhi, Digit-Serial Computation. KluwerAcademic Press, Norwell, MA, 1995.
24. S. Smith, P. Denyer, Serial-Data Computation, KluwerAcademic Press, Norwell, MA, 1988.
25. M. R. Greenstreet, K. Steiglitz, "Bubbles Can MakeSelf-Timed Pipelines Fast, " Journal of VLSI SignalProcessing, Vol. 2, No. 3, Nov., 1990, pp. 139-148.
26. I. David, R. Ginosar, M. Yoeli, "ImplementingSequential Machines as Self-Timed Circuits, " IEEETransactions on Computers, Vol. 41, No 1, January 1992, pp. 12-17.
27. S. Hauck, "Asynchronous Design Methodologies: AnOverview, " Proceedings of the IEEE, Vol. 83, No. 1, pp. 66-93, Jan. 1995.
28. Xilinx, XC4000 Series Field Programmable GateArrays, Technical Data, PN 0010278-02, Feb. 1996.
29. A. Peled, B. Liu, "A New Hardware Realization ofDigital Filters, " IEEE Transactions on Acoustics, Speech, and Signal Processing. Vol. 22, No 6, 1972, pp. 456-462.
30. S. A. White, "Applications of Distributed Arithmetic toDigital Signal Processing: A Tutorial Review, " IEEE ASSPMagazine, July 1989, pp. 4-19.
31. STV3200 Data Sheet, SGS-Thomson, July 1992. Seealso STV3208 Data Sheet, SGS-Thomson, July 1992.
32. J. C. Carlach, P. Penard, J.L. Sicre, "TCAD: A 27 MHz88 Discrete Cosine Transform Chip, " ICASSP, 1989, pp.2429-2432.
33. U. Totzek, et al., "CMOS VLSI Implementation of the 2-D DCT with Linear Processor Arrays, " ICASSP, 1990, pp.937-940.
34. I. E. Sutherland, "Micropipelines, " Communications ofthe ACM, June 1989, Vol. 32, No 6, pp. 720-738.
35. J. R. Choi, et al., "A 400 Mpixel/s IDCT for HDTV byMultibit Coding and Group Symmetry, " ISSCC, 1997, pp.262-263.