Synchronous emulation of asynchronous circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 2, 1997, Pages 205-209

  O'Leary, John ^a   Brown, Geoffrey ^a  

^a Cornell University   (United States)

Author keywords

Asynchronous logic circuits; Field programmable gate arrays (fpga's), prototyping

Indexed keywords

COMPUTER SIMULATION; LOGIC GATES; SOFTWARE PROTOTYPING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 0031072205     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.573835     Document Type: Article

References (16)

1. S. Walters, Computer-aided prototyping for ASIC-based systems,IEEE Design Test Computers, vol. 8, no. 2, pp. 4-10, June 1991.
2. R. M. Keller, Toward a theory of universal speed-insensitive modules,IEEE Trans. Comput., vol. C-23, no. 1, pp. 21-33, Jan. 1974.
3. J. O'Leary, A model and proof technique for verifying hardware compilers for communicating processes, Ph.D. dissertation, Cornell University, Ithaca, NY, 1995.
4. R. Payne. 1994. Self Timed FPGA Bibliography [Online]. Available: WWW: http://www.dcs.ed.ac.uk/students/pg/rep/selfTimedFPGA/selfTimedFPGA.bib.
5. E. Brunvand, Implementing self-timed systems with FPGA'sFPGAs: International Workshop on Field Programmable Logic and Applications. Abingdon, U.K.: Abingdon EE&CS Books, 1991, ch. 6.2.
6. E. Brunvand, Windchime: An FPGA-based self-timed parallel processorProc. 3rd Int. Workshop Field Programmable Logic Applications, 1993. pp. 365-376.
7. J. Oldfield and C. Kappler, Implementing self-timed systems: Comparison of configurable logic arrays with full custom circuitsFPGAs: International Workshop on Field Programmable Logic and Applications. Abingdon, U.K.: Abingdon EE&CS Books, 1991, ch. 6.3.
8. S. Hauck, G. Borriello, S. Burns, and C. Ebeling, MONTAGE: An FPGA for synchronous and asynchronous circuitsProc. Workshop Field Programmable Logic Applications, 1992, pp. 44-50.
9. S. Hauck, S. Burns, G. Borriello, and C. Ebeling, An FPGA for implementing asynchronous circuits,IEEE Design Test Computers, vol. 11, no. 3, 1994, pp. 60-69.
10. C. Niessen, C. H. van Berkel, M. Rem, and R. W. J. J. Saeijs, VLSI programming and silicon compilation; A novel approach from Philips ResearchProc. Int. Conf. Computer Design. Oct. 1988, pp. 150-151.
11. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Cambridge: Cambridge University Press, 1993.
12. I. E. Sutherland, Micropipelines,Commun. ACM, vol. 32, no. 6, pp. 720-738, June 1989.
13. I. Page and W. Luk, Compiling occam into FPGA'sFPGAs, W. Moore and W. Luk, eds. Abingdon, U.K.: Abingdon EE&CS Books, 1991, pp. 271-283.
14. W. Luk, D. Ferguson, and I. Page, Structured hardware compilation of parallel programsMore FPGAs, W. Moore and W. Luk, eds. Abingdon, U.K.: Abingdon EE&CS Books, 1994, pp. 213-224.
15. G. Brown, W. Luk, and J. O'Leary, Retargeting a hardware compiler using protocol convenors,Formal Aspects Comput., vol. 8, no. 2, pp. 209-237, 1996.
16. J. O'Leary, G. M. Brown, and W. Luk, Verified compilation of communicating processes into clocked circuits,Formal Aspects of Computing, submitted for publication.