On computing addition related arithmetic operations via controlled transport of charge

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2003, Pages 245-252

  Cotofana, Sorin ^a   Lageweg, Casper ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRON TUNNELING; LOGIC GATES; THRESHOLD LOGIC;

ARITHMETIC OPERATIONS;

MICROELECTRONICS;

EID: 0041633445     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. C.Lageweg, S.Cotofana, and S.Vassiliadis. Static Buffered SET Based Logic Gates. In 2nd IEEE Conference on Nanotechnology (NANO), August 2002.
2. C.Lageweg and S.Cotofana and S.Vassiliadis. A Linear Threshold Gate Implementation in Single Electron Technology. In IEEE Computer Society Workshop on VLSI, pages 93-98, April 2001.
3. C.Lageweg and S.Cotofana and S.Vassiliadis. Achieving Fanout Capabilities in Single Electron Encoded Logic Networks. In 6th International Conference on Solid-State and IC Technology (ICSICT), October 2001.
4. C.Lageweg and S.Cotofana and S.Vassiliadis. Digital to Analog Conversion Performed in Single Electron Technology. In 1st IEEE Conference on Nanotechnology (NANO), October 2001.
5. C.Wasshuber. About Single-Electron Devices and Circuits. PhD thesis, TU Vienna, 1998.
6. J.R.Tucker. Complementary Digital Logic based on the "Coulomb Blockade". Journal of Applied Physics, 72(9):4399-4413, November 1992.
7. K.K.Likharev. Correlated Discrete Transfer of Single Electrons in Ultrasmall Tunnel Junctions. IBM Journal of Research and Development, 32(1):144-158, January 1988.
8. K.K.Likharev. Single-Electron Devices and Their Applications. Proceeding of the IEEE, 87(4):606-632, April 1999.
9. L.J.Geerligs, V.F.Anderegg, P.A.M.Holweg, J.E.Mooij, H.Poitier, D.Esteve, C.Urbina, and M.H.Devonet. Frequency-Locked Turnstile Device for Single Electrons. Physical Review Letters, 64(22):2691-2694, May 1990.
10. M.Goossens. Analog Neural Networks in Single-Electron Tunneling Technology. PhD thesis, Delft University of Technology, 1998.
11. K. M.Kirihara. Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications. IEICE Transactions on Electronics, E81-C(1):57-61, January 1998.
12. S.Muroga. Threshold Logic and its Applications. Wiley and Sons Inc., 1971.
13. Technology roadmap for nanoelectronics. Downloadable from website http://www.cordis.lu/esprit/src/melna-rm.htm, 1999. Published by the Microelectronics Advanced Research Initiative (MELARI NANO), European Commission.
14. Y.Ono, Y.Takahashi, K.Yamazaki, M.Nagase, H.Namatsu, K.Kurihara, and K.Murase. Fabrication Method for IC-Oriented Si Single-Electron Transistors. IEEE Transactions on Electron Devices, 49(3):193-207, March 2000.
15. Y.Taur, D.A.Buchanan, W.Chen, D.Frank, K.Ismail, S.Lo, G.Sai-Halasz, R.Viswanathan, H.Wann, S.Wind, and H.Wong. CMOS Scaling into the Nanometer Regime. Proceeding of the IEEE, 85(4):486-504, 1997.