Error correction circuits of comparators based on quasi-one junction SQUID(s) for high temperature superconductor

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 405-408

  Sugiyama, Hideyuki ^a   Wakana, Hironori ^a   Adachi, Seiji ^a   Horibe, Masahiro ^a   Ishimaru, Yoshihiro ^a   Tarutani, Yoshinobu ^a   Tanabe, Keiichi ^a  

^a SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

Author keywords

High temperature superconductor; Large sheet inductance; QOS comparator; Uncertainty state

Indexed keywords

COMPARATOR CIRCUITS; COMPUTER SIMULATION; ERROR CORRECTION; INDUCTANCE; SQUIDS; YTTRIUM BARIUM COPPER OXIDES;

UNCERTAINTY STATE;

HIGH TEMPERATURE SUPERCONDUCTORS;

EID: 0041440079     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813875     Document Type: Conference Paper

References (14)

1. H. L. Ko, G. S. Lee, and A. T. Barfknecht, "Design and experiments on high-resolution multi-gigahertz sampling rate superconducting A/D converter," IEEE Trans. Appl. Supercond., vol. 3, no. 4, pp. 3082-3094, Dec. 1993.
2. P. D. Bradley and S. V. Rylov, "A comparison of two types of single flux quantum comparators for a flash ADC with 10 GHz input bandwidth," IEEE Trans. Appl. Supercond., vol. 7, no. 2, pp. 2677-2680, Jun. 1997.
3. S. B. Kaplan, P. D. Bradley, D. K. Brock, D. Gaidarenko, D. Gupta, W. Li, and S. V. Rylov, "A superconductive flash digitizer with on-chip memory," IEEE Trans. Appl. Supercond., vol. 9, no. 2, pp. 3020-3025, Jun. 1999.
4. R. J. Wiegerink, G. J. Gerritsma, E. M. C. M. Reuvekamp, M. A. J. Verhoeven, and J. Rogalla, "An HTS quasion junction SQUID-based periodic threshold comparator for a 4-bit superconductive flash A/D converter," IEEE Trans. Appl. Supercond., vol. 5, no. 3, pp. 3452-3458, Sep. 1995.
5. B. H. Moeckly and K. Char, "Properties of interface-engineered high Tc Josephson junctions," Appl. Phys. Lett., vol. 71, no. 17, pp. 2526-2528, Oct. 1997.
6. T. Satoh, M. Hidaka, and S. Tahara, "High-temperature superconducting edge-type Josephson junctions with modified interfaces," IEEE Trans. Appl. Supercond., vol. 9, no. 2, pp. 3141-3144, June 1999.
7. Y. Soutome, R. Hanson, T. Fukazawa, K. Saitoh, A. Tsukamoto, Y. Tarutani, and K. Takagi, "Investigation of ramp-type Josephson junctions with surface-modified barriers," IEEE Trans. Appl. Supercond., vol. 11, no. 1, pp. 163-166, Mar. 2001.
8. y counter-electrode layer," Appl. Phys. Lett., vol. 79, no. 25, pp. 4189-4191, Dec. 2001.
9. H. Wakana, S. Adachi, M. Horibe, Y. Ishimaru, O. Horibe, Y. Tarutani, and K. Tanabe, "Influence of counter-layer deposition condition on critical current spread in interface-modified ramp-edge junction arrays," Jpn. J. Appl. Phys., vol. 41, pp. L239-L242, 2002.
10. H. Wakana, S. Adachi, H. Sugiyama, Y. Takahashi, T. Sugano, M. Horibe, Y. Ishimaru, Y. Tarutani, and K. Tanabe, "Ramp-edge junctions with interface-modified barriers fabricated on YBCO thick films," in The 2002 Applied Superconductivity Conference (ASC2002), Houston, TX, August 4-9, 2002, 2EA02.
11. S. Kaplunenko. [Online]. Available: http://www.kapl.tv/
12. E. S. Fang and T. Van Duzer, "A Josephson integrated circuit simulator (JSIM) for superconductive electronics application," in ISEC'89, Available: http://www-cryo.eecs.berkeley.edu/.
13. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, no. 1, pp. 3-28, Mar. 1991.
14. C. J. Anderson, "Josephson look-back analog to digital converter," IEEE Trans. Appl. supercond., vol. 3, no. 1, pp. 2769-2773, Mar. 1993.