A methodology for implementing FIR filters and CAD tool development for designing RNS-based systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2003, Pages

  Soudris, D ^a   Sgouropoulos, K ^a   Tatas, K ^a   Pavlidis, V ^b   Thanailakis, A ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

^b University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; DIGITAL SIGNAL PROCESSING; MULTIPLYING CIRCUITS;

RESIDUE NUMBER SYSTEMS (RNS);

FIR FILTERS;

EID: 0038758756     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. F.J. Taylor, "Residue Arithmetic: A Tutorial with Examples", IEEE Trans. Computers, vol. 17, no. 5, pp. 50-62, May 1984.
2. M.A. Soderstrand, W.K. Jenkins, G.A. Julien and F.J. Taylor, "Residue Number System Arithmetic: Modern Applications in Digital Signal Processing", New York: IEEE Press, 1986.
3. N.S. Szabo and R.I. Tanaka, "Residue Arithmetic and its Applications in Computer Technology, McGraw-Hill, 1967.
4. D.J. Soudris, V Paliouras, T. Stouraitis and C.E Goutis, "A VLSI Design Methodology for RNS Full Adder Based Inner Product Architectures", IEEE Trans. on Circuits and Systems-II, vol. 44, no. 4, pp. 315-318, April 1997.
5. D.J. Soudris, M.M. Dasygenis and A.T. Thanailakis, "VLSI Methodology for the Design of RNS and QRNS Full Adder Based Converters", to appear in IEE Proc.- Circuits Devices Systems.
6. D. Soudris, M. Dasygenis, K. Mitroglou, K. Tatas and A. Thanailakis, "A Full Adder Based Methodology for Scaling Operation In Residue Number System", in Proc. of ICECS 2002, Croatia, pp 891-894.
7. W.K. Jenkins & G.A. Julien, "The Theory and Application of Modular Arithmetic in VLSI Digital Signal Processing", IEEE Proceedings, September 1988.
8. st Asilomar Conf. Signal Systems and Computers, Nov. 1997, pp 739-743.
9. Gian Carlo Cardarilli, Alberto Nannarelli and Marco Re, "Reducing Power Dissipation in FIR Filters using the Residue Number System", in Proc. of 43rd IEEE MWCAS, Vol. 1, pp. 320-323, Lansing, MI, USA, Aug. 8-11, 2000.
10. K. Masselos S. Theoharis P. K. Merakos T. Stouraitis C. E. Goutis, "Low Power Synthesis of Sum-Of-Products Computation, International", in Proc. of ISLPED, July 2000.
11. V. Paliouras and T. Stouraitis, "Area-time performance of VLSI FIR filters based on Residue Arithmetic". In Proceedings of Euromicro, 1997.